REFERENCES
- Y Nishino et al, 0.45 ns 7K Hi-BiCMOS gate array with configurable 3-port 4.6K SRAM, Proc CICC, p 203, May 1987.
- N Tamba et al, An 8 ns 256K BiCMOS RAM, ISSCC Tech Dig, p 184, Feb 1988.
- R A Kertis, D D Smith & T L Bowman, A 12 ns 256K BiCMOS SRAM, ISSCC Tech Dig, p 186, Feb 1988.
- H V Trans et al, ISSCC Tech Dig, p 188, Feb 1988.
- R Hori et al, An experimental 35 ns 1Mb BiCMOS DRAM, ISSCC Tech Dig, p 280, Feb 1987.
- T Hotta et al, CMOS/bipolar circuits for 60-MHz digital processing, IEEE J Solid-State Circuits, vol SC-21, p 808, Oct 1986.
- T Hotta et al, 1.3 μm CMOS/bipolar standard cell library for VLSI computers, IEEE J Solid-State Circuits, vol SC-23, p 500, Apr 1988.
- A R Alvarez, J Teplic, H B Liang, T Hulseweh, D W Schucker, K L McLaughlin, K A Hasnen & B Smith, VLSI BiCMOS technology and applications, Intl Symp on VLSI Technology, Systems and Applications, p 314, 1987.
- A R Alvarez, J Arreola, S Y Pai & K N Ratnakumar, A methodology for worst-case design of BiCMOS integrated circuits, Intl Bipolar Technology and Circuits Symp, p 173, 1988.
- B Bastani, C Lage, L Wong, J Small, R Lahri, L Bouknight, T Dowman, J Manoliu & P Tuntasood, Advanced 1 μm BiCMOS Technology for High Speed 256K SRAMs, Intl Symp VLSI Technology, p 41, 1987.
- T Yamaguchi & T H Yuzuriha, Process and device performance of a submicrometer BiCMOS with 16-GHz fT double poly-bipolar devices, IEEE Trans Electron Devices, vol ED-36, p 890, May 1989.