REFERENCES
- Lance A Glasser & Daniel W Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley, 1985.
- Takayasu Sakurai & Tetsuya Iizuka, Gate electrode RC delay effects in VLSIs, IEEE J Solid State Circuits, vol SC-20, pp 290–294, Feb 1985.
- Nelson F Goncalves & Hugo J De Man, NORA, A race free dynamic CMOS technique for pipelined logic structures, IEEE J Solid State Circuits, vol SC-18, pp 261–266, June 1983.
- Jiren Yuan & Christer Svensson, High speed CMOS circuit technique, IEEE J Solid State Circuits, vol SC-24, pp 62–70, Feb 1989.
- E B Eichelberger & T Williams, A logic design structure for LSI testing, Proc 14/A Design Automation Conf, New Orleans, pp 462–468, June 1977.
- E B Eichelberger et al, A logic design structure for testing internal arrays, 3rd US A-Japan Computer Conf, pp 266–262, 1977.
- M R Dagenis & N C Rumin, On the calculation of optimal clocking parameters in synchronous circuits with level sensitive latches, IEEE Trans Computer Aided Design, vol CAD-8, pp 268–278, Mar 1989.
- M Shoji, Elimination of process dependent clock skew in CMOS VLSI, IEEE J Solid State Circuits, vol SC-21, pp 875–880, Oct 1986.