REFERENCES
- John K Ousterhout, Gordon T Hamachi, Robert N Mayo, Walter S Scott & George S Taylor, Magic: A VLSI layout system, Proc 21 st DAC, pp 152–159, 1984.
- Bill D Richard, A standard cell initial placement strategy, Proc 21st DAC, pp 392–398, 1984.
- S Kirkpatrick, C D Gelatt, Jr & M P Vecchi, Optimization by simulated annealing, Science, May 1983.
- Uminder Singh, Jayadeva & Basabi Bhaumik, NIRVANA A practical algorithm for high speed channel routing, Proc ISELDECS-87, IIT Kharagpur, India, pp 801–803, 1987.
- Jayadeva & Basabi Bhaumik, NIRVANA-II-A high speed channel router for silicon compilers, Proc A K Chaudhuri Commemoration Symposium, University of Calcutta, India, 1989.