REFERENCES
- D L Ostapko & S J Hong, Fault analysis and test generation for programmable logic arrays, Digest Papers 8th Int Symp Fault-Tolerant Computing, pp 83–89, June 1978.
- C W Cha, A testing strategy for PLAs, Proc 15th Des Auto Conf, Las Vagas, Nevada, pp 326–331, June 1978.
- J E Smith, Detection of faults in programmable logic arrays, IEEE Trans Computers, vol C-28, pp 848–853, Nov 1979.
- Y Min, A unified fault model for programmable logic arrays, CRC Technical Report 83–5, Stanford University, May 1983.
- M A Breuer & A D Friedman, Diagnosis and reliable design of digital systems, Computer Science Press, Rochville, MD, 1976, pp 36–53.
- E B Eichelberger & E Lindbloom, A heuristic test-pattern generator for programmable logic array, IBM J Research & Development, vol 24, pp 15–22, Jan 1980.
- R S Wei & A Sangiovanni-Vincentelli, PLATYPUS: A PLA test pattern generation tool, IEEE Trans CAD, vol CAD-5, pp 633–644, Oct 1986.
- M Robinson & J Rajski, An algorithm branch and bound method for PLA test pattern generation, Proc Int Test Conf, pp 784–795, Sept 1988.
- J Jacob & N N Biswas, PLATES: An efficient PLA test pattern generator, Proc 3rd Int Workshop on VLSI Design, Bangalore, pp 147–154, Jan 1990.
- E I Muehldorf & T W Williams, Optimized stuck fault test pattern generation for PLA macros, Digest of Papers Semicond Test Symp, pp 89–101, Oct 1977.
- P Bose & J A Abraham, Test generation for programmable logic arrays, Proc 19 th Des Auto Conf, pp 574–580, June 1982.
- Y Min, Generating a complete test set for programmable logic arrays, CRC Technical Report 83–4, Stanford University, May 1983.
- H Fujiwara, A new PLA design for universal testability, IEEE Trans Computers, vol C-33, pp 745–750, Aug 1984.
- S M Reddy & D S Ha, A new approach to the design of testable PLA's, IEEE Trans Computers, vol C-36, pp 201–211, Feb 1987.
- J Khakbaz, A testable PLA design with low overhead and high fault coverage, IEEE Trans Computers, vol C-33, pp 743–745, Aug 1984.
- M A Mottalib & P Dasgupta, An augmented PLA with function dependent easily derivable test set, Proc 3rd Int Workshop on VLSI Design, Bangalore, pp 155–169, Jan 1990.
- R K Brayton, G D Hichtel, C T McMuilen & A L Sangiovanni-Vincentelli, Logic minimization algorithm for VLSI synthesis, Kluwer Academic Publishers, 1984, pp 54–159.