REFERENCES
- C A Mead & L A Conway, Introduction to VLSI Systems, Addi-son-Wesley, Massachusetts, 1980.
- J Y Chen, CMOS-The emerging VLSI technology, Proc IEEE Int Conf Computer Design: VLSI in Computer, pp 130–141, Oct 1985.
- S R Whitakcr, Design of Combinational Logic with Pass Transistors, M S Thesis, University of Idaho, Moscow, Idaho, Oct 1982.
- D Radhakrishnan, Theory and Design of Pass Transistor Switching Circuits, PhD Dissertation, Univezsity of Idaho, Moscow, Idaho, May 1983.
- D Radhakrishnan, S R Whitaker & G K Maki, Formal design procedures for pass transistor switching circuits, IEEE J SolidState Circuits, vol SC-20, pp 531–536, April 1985.
- R H Krambeck, C M Lee & H S Law, High, speed compact circuits with CMOS, IEEE J Solid-State Circuits, vol SC-17, pp 614–619, June 1982.
- N Weste & K Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, California, 1985.
- A Feizi & D Radhakrishnan, Multiple output pass networks: Design and testing, Proc IEEE Int Test Conf, pp 907–911, Nov 1985.
- G E Peterson & G K Maki, Binary tree structured logic circuits: Design and fault detection, Proc IEEE Int Conf Computer Design, pp 671–676, Oct 1984.
- S Sasi, Hazard Feree Design of CMOS Circuits, MS Thesis, University of Idaho, Moscow, Idaho, Aug 1988.
- E J McCluskey, Introduction to the Theory of Switching Circuits, McGraw-Hill, New York, 1965.
- Z Kohavi, Switching and Finite Automata Theory, McGraw-Hill, New York, 1978.
- D D Givone, Introduction to Switching Circuit Theory, McGraw-Hill, New York, 1970.
- J Beister, A unified approach to combinational hazards, IEEE Trans Computers, vol C-23, 566–575, June 1974.
- N K Jha & J A Abraham, Design of testable CMOS logic circuits under arbitrary delays, IEEE Trans Computer-Aided Design, vol CAD-4, pp 264–269, July 1985.