REFERENCES
- M Annartone et al, The Warp computer: Architecture, implementation and performance IEEE Trans Computers, vol C-36, pp 1523–1537, Dec 1987.
- K E Batcher, Bit-serial parallel processing systems, IEEE Trims Computers, vol C-31, pp 377–384, May 1982.
- H T Kung, Why systolic architectures, Computers, vol 15, pp 37–46, Jan 1982.
- S L Tanimoto, in Multi-Computers and Image Processing, Academic Press, New York, pp 421–431.
- A Basu, A transputer based adaptable pipeline, Proc second International Conf Supercomputing, pp 450–459, May 1987.
- C Whitby-Strevens, The transputer, Proc Twelveth Annual International Symp Computer Architecture, pp 292–300, 1985.
- INMOS Ltd, Transputer Data Sheet.
- INMOS Ltd, OCCAM programming manual, Prentice Hall International, 1984.
- A Rosenfeld & A C Kak, Digital Picture Processing, Academic Press, New York, 1982.
- H T Kung, Systolic algorithms for CMU Warp processor, Proc Seventh International Conf Pattern Recognition, International Assoc Pattern Recognition, pp 570–577, 1984.