Advanced search
Publication Cover
IETE Journal of Research Volume 39, 1993 - Issue 4
Submit an article Journal homepage
1
Views
0
CrossRef citations to date
0
Altmetric
Original Articles

Finding Concurrencies in Three Layer Channel Routing Algorithm for its Parallel Operation in SIMD CRCW Model

Shefali BoseDesign Centre for Semi-Custom ICs, Department of Electronics and Telecommunication Engg, Jadavpur University, Calcutta - 700 032, India
&
Anil Ranjan SahaDesign Centre for Semi-Custom ICs, Department of Electronics and Telecommunication Engg, Jadavpur University, Calcutta - 700 032, India
, FIETE
Pages 205-215 | Received 25 Nov 1991, Published online: 02 Jun 2015

REFERENCES

  • A Hashimoto & S Stevens, Wire Routing by Optimizing channel Assignment Within Large Apparature, Proc 8th Design Automation Conference, pp 155–169, 1971.
  • D N Deutsch, A Dogleg Channel Router, Proc 13th Design Automation Conference, pp 425–433, 1976.
  • R L Rivest & C M Fiduccia, A Greedy Channel Router, 19th Design Automation Conference, pp 418–424, 1982.
  • M Burstein & R Pelvin, Hierarchical Wire Routing, IEEE Traits on CAD, vol CAD-2, pp 223–234, October 1983.
  • T Yoshimure & E S Kuh, Efficient algorithm for channel routing, IEEE Trans on CAD, vol CAD-1, pp 25–35, 1982.
  • J Reed, A Sangiovanni-Vincentelli & M Santomauro, A New Symbolic Channel Router: YACR2, IEEE Trans on CAD, vol CAD-4, pp 208–219, 1985.
  • Y K Chen & M L Liu, Three-layer channel Routing, IEEE Trans on CAD, vol CAD-3, pp 156–163, 1984.
  • F P Preparata & W Lipski, Optimal Three-Layer Channel Routing, IEEE-Trans on Computers, vol C-33, pp 427–437, May 1984.
  • V Pitchumani & Q Zhang, A Mixed HVH-VH V Algorithm for Three-Layer Channel Routing, IEEE Trans on CAD, vol CAD-6, pp 497–502, July 1987.
  • J Cong, D V Wong & C L Liu, A New Approach to Three or Four-Layer Channel Routing, IEEE Trans on CAD, vol 7, pp 1094–1104, Oct 1988.
  • S K Aki, Design and analysis of parallel algorithms, Prentice Hall, New Jercey, 1989, p 7.
  • E Aijomandi & D G Cornell, Parallel Computation in Graph Theory, SIAM J Computing, vol 7, May 1978.
  • S K Das & Narsing Deo, Divide-and-Conquer-Based Optimal Parallel Algorithms for Some Graph Problems on EREW PRAM model, IEEE Trans on Circuits and Systems, vol 35, March 1988.
  • D L Eager, J Zohoijan & E D Lazowska, Speed-up Versus Efficiency in Parallel System, IEEE Trans on Computers, vol C-38, pp 408–423, 1989.
  • C D Polychronopoulos, D J Kuck & D A Padua, Utilising Multidimensional Loop Parallelism on Large-Scale Parallel Processor Systems, IEEE Trans on Computers, vol C-38, pp 1285–1296, 1989.
  • J P Singh & J L Hennessy, Parallelising the simulation of Ocean Eddy Currents, Tech Report: CSL-TR-89-388, Computer Sys Lab, Stanford University, Aug 1989.
  • K L Belkhale & P Baneijee, Parallel Algorithms for VLSI Circuit Extraction, IEEE Trans on CAD, vol 10, pp 604–618, May 1991.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Order Reprints Request Corporate Permissions

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

Request Academic Permissions

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.

Related research

People also read lists articles that other readers of this article have read.

Recommended articles lists articles that we recommend and is powered by our AI driven recommendation engine.

Cited by lists all citing articles based on Crossref citations.
Articles with the Crossref icon will open in a new tab.