REFERENCES
- R C Agrawal & C B Burrus, Number theoretic transforms to implement fast digital convolution, Proc IEEE, vol 63, pp 550–560, 1975.
- A V Oppenheim & R W Schafer, Digital Signal Processing. Prentice-Hall, Englewood Cliffs, NJ, 1975.
- R C Agarwal & J W Cooley, New algorithms for digital convolution, IEEE Trans on Acoustics, Speech Signal Processing, vol 25, pp 392–410, 1977.
- S Y Kung VLSI Array Processor, Prentice-Hall, Englewood Cliffs, N J, 1988.
- H T Kung, Why systolic architectures?, IEEE Trans on Computer, vol 15, pp 37–46, 1982.
- Jayadeva. A new systolic design for digital IIR filters, IEEE Trans on Circuit Syst, vol 37. pp 653–654, 1990.
- P K Meher, A systolic array architecture for parallel VLSI implementation of liner convolution of discrete sequences, Super-computing for scientific visualisation, Bhaba Atomic Research Centre, Bombay, pp 413–415, 1994.
- D J Evans & M Gusev, New Linear Systolic arrays for digital filters and convolution, Parallel Computing, vol 20, pp 29–62, Jan 94.
- R Capello & C W Wu, Computer aided design of VLSI FIR filters, Proc IEEE, vol 75, pp 1260–1271, 1987.
- R Wyrzykowski & S Ovramenko, Flexible systolic architecture for VLSI FIR filters, IEE Proc E, vol 139, no 2, pp 170–172, 1992.
- H K Kwan, Systolic realisation of delayed 2-path 1-D linear phase digital filters. Proceedings of International conference on Circuits and Systems, Nanjing, China, July 1989.
- H K Kwan & O P Li, High-speed realisation of adaptive linear phase FIR digital filters, IEE Proc E, vol 140, pp 48–54, 1993.