REFERENCES
- A K Jain, R J Bolton & M H Abd-EL-Barr, CMOS Multiple-Valued Logic Design Part I: Circuit Implementation. IEEE Transactions on Circuits and Systems-1: Fundamental Theory and Applications, vol 40, no 8, Aug 1993.
- A K Jain, R J Bolton & M H Abd-EL-Barr, CMOS Multiple-Valued Logic Design Part II: Function Realization, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol 40, no 8, Aug 1993.
- A M Dighe & A R Kelkar, Info-Theoretic Approach to ADC Circuits, Journal of Institute of Electronics and Telecommunication Engineering (India), vol 41, nos 5 & 6, Sept-Dec 1995, pp 325–328.
- D G Nairn & C A T Salama, Algorithmic analogue-to-digital Converters using current-mode techniques, IEE Proceedings, vol 137, no 2, April 1990.
- H Onodera, T Tateishi & K Tamaru, A cyclic A/D converter that does not require ratio-matched components, IEEE Journal on Solid State Circuits, vol 23, pp 152–158, Feb 1988.
- C C Shih, & P R Gray, Reference refreshing cyclic analog- to-digital and digital-to-analog converters, IEEE Journal on Solid State Circuits, vol 21, pp 544–554, 1986.
- A M Dighe & A R Kelkar, New Strategies for Fast ADC Circuits, IEEE Trans on I&M, vol 39, no 6, pp 878–880, Dec 1990.
- A M Dighe, An Algorithmic Ternary A/D, D/A Converter, ISCAS'93, IEEE International Symposium on Circuits and Systems, Chicago, May 3–6, 1993.
- A S Gandhi & A M Dighe, An algorithm for fast quaternary A/D conversion, ISSSE'95, International Symposium on Signals, Systems and Electronics, San Francisco, Oct 25–27, 1995, pp 223–226.
- A M Dighe & A R Kelkar, Flash Search A/D Converter, All India Conference on Applied Instrumentation, UOR Roorkee, Feb 14–15, 1992.
- K Wayne Current, Current-mode CMOS Multiple-Valued Logic Circuits, IEEE Journal of Solid-State Circuits, vol 29, no 2. Feb 1994.
- D W Cline & P R Gray, A Power Optimized 13-b 5 Msamples/s Pipelined Analog-to-Digital Converter in 1.2 μm CMOS, IEEE Journal of Solid State Circuits, vol 31. no 3, Mar 1996.