REFERENCES
- Jagadguru Swami Sri Bharti Tirthaji Maharaja, Vetdic Mathematics, Motilal Banarsidas Publishers, 1992.
- C S Wallace, A Suggestion for a Fast Multiplier, IEEE Tansactions on Electronic Computers, vol EC-13, 1964, pp 14–17.
- L Dadda, Some Schemes for Parallel Multipliers, Alta Frequenza, pp 349–356, March 1965.
- Om Vikas, Vedic Computational Paradigm, (personal notes).
- Om Vikas, Application of Vedic Mathematics to Binary Multiplication (personal notes).
- V G Oklobdzijo, D Villeger & S S Liu, A method for speed optimized Partial Product Reduction and Generation of Fast parallel multipliers using an Algorithmic Approach, IEEE Transactions on Computers, vol. 45, no 3, pp 294–306, March 1996.
- Z Wang, G A Jullien & W C Miller, A New Design Techniques for column Compression Multipliers, IEEE Transactions on Computers, vol 44, no 8, August, 1995.