Modeling of Single Electron Charging in Nanocrystal Memories

REFERENCES

• H S P Wong, D J Frank, P M Solomon, C H J Wann & J J Welser, Nanoscale Cmos, Proc IEEE, vol 87, no 4, pp 537–570, 1999.
   Web of Science ®Google Scholar
• A I Kingon, J P Maria & S K Streiffer, Alternative dielectrics to silicon dioxide for memory and logic devices, Nature, vol 406, pp 1031–1038, 2000.
   Web of Science ®Google Scholar
• R D Isaac, The future of CMOS technology, IBM J Res Dev, vol 44, no 3, pp 369, 2000.
   Web of Science ®Google Scholar
• H S P Wong, Beyond the conventional transistor, IBM J Res Dev, vol 46, nos 2 & 3, pp 133, 2002.
   Web of Science ®Google Scholar
• K Yano, T Ishii, T Sano, T Mine, F Murai, T Hashimoto, T Kobayashi, T Kure & K Seki, Single-electron memory for giga-to-tera bit storage, Proc IEEE, vol 87, no 4, pp 633–651, 1999.
   Web of Science ®Google Scholar
• S Tiwari, F Rana, H Hanafi, A Hartstein, E F Crabbe & K Chan, A silicon nanocrystals based memory, Appl Phys Lett, vol 68, no 10, pp 1377–1379, 1996.
   Web of Science ®Google Scholar
• T Baron, P Gentile, N Magnea & P Mur, Single-electron charging effect in individual Si nanocrystals, Appl Phys Lett, vol 79, no 8, pp 1175–1177, 2001.
   Web of Science ®Google Scholar
• G Ben Assayag, C Bonafos, M Carrada, A Claverie, P Normand & D Tsoukalas, Transmission electron microscopy measurements of the injection distances in nanocrystal-based memories, Appl Phys Lett, vol 82, no 2, pp 200–202, 2003.
   Web of Science ®Google Scholar
• G Molas, B De Salvo, D Mariolle, G Ghibaudo, A Toffoli, N Buffet & S Deleonibus, Single electron chargin and discharging phenomena at room temperature in a silicon nanocrystal mamory, Sol Stat Elec, vol 47, pp 1645–1649, 2003.
   Web of Science ®Google Scholar
• S Decossas, F Mazen, T Baron, G Bremond & A Souifi. Atomic force microscopy nanomanipulation of silicon nanocrystals for nanodevice fabrication, Nanotechnology, vol 14, pp 1272–1278, 2003.
   Web of Science ®Google Scholar
• C Bonafos, M Carrada, N Cherkashin, H Coffin, D Chassaing, G Ben Assayag, A Claverie, T Müller, K H Heinig, M Perego, M Fanciulli, P Dimitrakis & P Normand, Manipulation of two-dimensional arrays of Si nanocrystals embedded in thin SiO2 layers by low energy ion implantation, J Appl Phys, vol 95, no 10, pp 5696–5702, 2004.
   Web of Science ®Google Scholar
• M Shalchian, J Grisolia, G Ben Assayag, H Coffin, S M Atarodi & A Claverie, Room-temperature quantum effect in silicon nanoparticles obtained by low-energy ion implantation and embedded in a nanometer scale capacitor, Appl Phys Lett, vol 86, pp 163111, 2005.
   Web of Science ®Google Scholar
• F Rana, S Tiwari & J J Welser, Kinetic modelling of electron tunneling processes in quantum dots coupled to field-effect transistors, Superlat and Microstruc, vol 23, nos 3 & 4, pp 756–770, 1998.
   Google Scholar
• G Iannaccone & P Coli, Three-dimensional simulation of nanocrystal flash memories, Appl Phys Lett, vol 78, no 14, pp 2046–2048, 2001.
   Web of Science ®Google Scholar
• A Thean & J P Leburton, 3-D computer simulation of singel-electron charging in silicon nanocrystal floating gate flash memory devices, IEEE Electron Dev Lett, vol 22, no 3, pp 148–150, 2001.
   Web of Science ®Google Scholar
• J S de Sousa, A V Thean, J P Leburton & V N Freire, Three-dimensional self-consistent simulation of the charging time response in silicon nanocrystal flash memories. J Appl Phys, vol 92, no 10, pp 6182–6187, 2002.
   Web of Science ®Google Scholar
• R Clerc, G Ghibaudo & G Pananakakis, Analytical model for quantum well to quantum dot tunneling, Proc IEEE ESSDERC03, pp 461–464, 2003.
   Google Scholar
• J S Sim, J D Lee & B G Park, The simulation of single- charging effects in the programming characteristics of nanocrystal memories, Nanotechnology, vol 15, pp S603- S611, 2004.
   Web of Science ®Google Scholar
• J Sée, P Dollfus, S Galdin & P Hesto, Electronic properties of semiconductor quantum dots for coulomb blockade applications, Physica E, vol 21, pp 496–500, 2004.
   Google Scholar
• B De Salvo, G Ghibaudo, G Pananakakis, T Baron P Masson, N Buffet, A Fernandes & B Guillaumot, Experimental and theoretical investigation of nano-crystal and nitride-trap memory devices, IEEE Trans Elect Dev, vol 48, no 8, pp 1789–1799, 2001.
   Web of Science ®Google Scholar
• C Busseret, F Ferraton, L Montès & J Zimmermann, Granular description of charging kinetics in silicon nanocrystals memories, Solid State Electronics, vol 50, no 1, pp 134–141, 2006.
   Web of Science ®Google Scholar
• J Bardeen, Tunneling from a many-particle point of view, Phys Rev Lett, vol 6, no 2, pp 57–59, 1961.
   Web of Science ®Google Scholar
• B Leriche, Y Leroy & A S Cordan, Semi-analytical model of tunneling in nano-crystal-based memories, to be published in J Appl Phys vol 100, no 7, pp 2006.
   Web of Science ®Google Scholar
• Y Leroy, B Leriche & A S Cordan, Modeling transport in silicon nanocrystal structure, In Conference FEMLAB 2005, November 2005.
   Google Scholar
• Comsol, Comsol Multiphysics Reference Manual, version 3.2, 2005.
   Google Scholar
• F Giustino & A Pasquarello, Electronic and dielectric properties of a suboxide interlayer at the silicon-oxide interface in mos devices, Surf Sci, vol 586, pp 183–191, 2005.
   Web of Science ®Google Scholar
• E Durand, Electrostatique: problèmes généraux des conducteurs, vol 2, Masson, 1966, pp 200–201.
   Google Scholar