Study of MOS-gated strained-Si Buried Channel Field Effect Transistors

References

• B Ghyselen, Strain engineering in SOI-type materials for future technologies. Mat Sei & Eng B-Solid State Mat Adv Technol, 124: 16–23 Sp. Iss. SI (2005).
   Google Scholar
• S H Olsen, A G O’Neill, S Chattopadhyay, L S Driscoll, K S K Kwa, D J Norris, A G Cullis & D J Paul, Study of single- and dual-channel designs for high-performance strained-Si-SiGe n-MOSFETs, IEEE Trans Electron Dev, 51(8), 1245–1253, 2004.
   Google Scholar
• K K Rim, J L Hoyt & J F Gibbons, Fabrication and analysis of deep submicron strained-Si n-MOSFET’s, IEEE Trans Electron Dev, 47(7), 1406–1415, 2000.
   Google Scholar
• M Zeuner, T Hackbarth, M Enciso-Aguilar, F Aniel & H von Kanel, Sub-100 nm gate technologies for Si/SiGe-buried-channel RF devices, Jap J Appl Phys, 1, 42 (4B), 2363–2366, 2003.
   Google Scholar
• T Hackbarth, H Herzog, K H Hieber, U Konig, S Mantl, B Hollander, S Lenk, H von Kanel, M Enciso, F Aniel & L Giguerre, Strained silicon FETs on thin SiGe virtual substrates produced by He implantation: effect of reduced self-heating on DC and RF performance, Solid-State Electronics, 48 (10–11), 1921–1925, 2004.
   Google Scholar
• V Gaspari, K Fobelets, J E Velazquez-Perez & T Hackbarth, DC performance of deep submicrometer Schottky-gated n-channel Si:SiGe heterostructure field effect transistors at low temperatures, IEEE Trans Electron Dev, 52(9), 2067v2074, 2005.
   Google Scholar
• K Fobelets, W Jeamsaksiri, C Papavasilliou, A Vilches, V Gaspari, J E Velazquez-Perez, K Michelakis, T Hackbarth & U König, Comparison of sub-micron Si:SiGe heterojunction nFETs to Si nMOSFET in present-day technologies. Solid State Electronics, 48 (8), 1401–1406, 2004.
   Google Scholar
• W Jeamsaksiri, Modelling and simulation of SiGe n-channel HFETs for low power applications, PhD thesis, Imperial College London, 2002. V Gaspari, Low temperature characterisation and modelling of SiGe heterostructure devices, PhD thesis, Imperial College London, 2004.
   Google Scholar
• J Welser, J L Hoyt, J F Gibbons, Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors, IEEE Electron Dev, Lett 15(3), 100–102, 1994.
   Google Scholar
• A Vilches, K Michelakis, K Fobelets, C Papavassiliou, T Hackbarth & U König, Buried-channel SiGe HMODFET device potential for micropower applications. Solid State Electronics, 48 (8), 1423–1431, 2004.
   Google Scholar
• K Michelakis, A Vilches, C Papavassiliou, S Despotopoulos, K Fobelets, C Toumazou, Average drift mobility and apparent sheet-electron density profiles in strained-Si-SiGe buried-channel depletion-mode n-MOSFETs, IEEE Trans Electron Dev, (51)8, 1309–1314, 2004.
   Google Scholar
• S M Li & K Fobelets, Si/SiGe n-channel Modulation Doped Field Effect Transistor on air, IEE Electron Lett, 38(18), 1064(2002).
   Google Scholar
• M Y A Yousif, O Nur & M Willander, Recent critical issues in Si/Si 1−x Gex/Si heterostructure FET devices, Solid State Electron, 45 (11), 1931–1937, 2001.
   Google Scholar
• C K Maiti, S K Samanta, S Chatterjee, G K Dalapati & L K Bera, Gate dielectrics on strained Si/SiGe heterolayers. Solid State Electronics, 48 (8): 1369–1389 2004.
   Google Scholar
• J R Watling, L F Yang, A Asenov, J R Barker & S Roy, Impact of high-k dielectric HfO2 on the mobility and device performance of sub-100-nm nMOSFETs, IEEE Trans Dev & Mat Reliab, 5 (1): 103–108, 2005.
   Google Scholar
• S Chakravarthi, P R Chidambaram, C F Machala & M Mansoori, Dopant diffusion modeling for heteroepitaxial SiGe/Si devices, J Vac Sci & Technol, B 24 (2): 608–612, 2006.
   Google Scholar
• Fobelets K, Gaspari V & Velazquez-Perez J E, Origin of performance improvement of sub-micron strained-Si MOSFETs compared to Si MOSFETs as a function of temperature, in preparation.
   Google Scholar
• J Koomen, Investigation of the MOST channel conductance in weak inversion, Solid State Electron, 16, 801–810, 1973.
   Google Scholar
• L Larcher, P Pavan, F Pellizer & G Ghidini, A new model of gate capacitance as a simple toll to extract MOS parameters, IEEE Trans Elec Dev, 48 (5), 935–945, 2001.
   Google Scholar
• D K Schröder, Semiconductor material and device characterisation, 2nd ed John Wiley & Sons, inc Chichester, 1998.
   Google Scholar
• S Chattopadhyay, K S K Kwa, S H Olsen, L S Driscoll & A G O𠈙Neill, C-V characterisation of strained Si/SiGe multiple heterojunction capacitors as a tool for heterojunction MOSFET channel design, Semicond Sci Technol, 18, 738–744, 2003.
   Google Scholar
• V Gaspari, K Fobelets, J E Velazquez-Perez, R Ferguson, K Michelakis, S Despotopoulos & C Papavassilliou, Effect of temperature on the transfer characteristic of a 0.5 μm-gate Si:SiGe depletion-mode n-MODFET, Appl Surface Sci, 224 (1–4), 390–393, 2004.
   Google Scholar
• MEDICI™: http://www.synopsys.com/products/mixedsignal/taurus/
   Google Scholar
• S Koester, invited paper, 2004 ECS, Honolulu, Hawaii, Hilton Hawaiian Village, October 3–8, 2004.
   Google Scholar
• V Gaspari, K Fobelets, P W Ding, S H Olsen, A G O’Neill & J Zhang, Temperature dependence of sub-micron strained-Si surface channel n-type MOSFETs in dynamic-threshold mode, IEEE Electron Dev Lett, 25 (5), 334, 2004.
   Google Scholar
• S L Wu, Y P Wang & S J Chang, Controlled misfit dislocation technology in strained silicon MOSFETs, Semicon Sci & Technol, 21 (1): 44–47, 2006.
   Google Scholar
• Y Tsividis, Operation and modelling of the MOS Transistor, 2nd Ed McGraw-Hill international editions (Electrical Engineering Series) London, 1999.
   Google Scholar
• V Gaspari, K Fobelets, J E Velazquez-Perez & T Hackbarth, Anomalous behaviour of buried strained-Si channel Heterojunction FETs at low temperatures, 2004 ECS, Honolulu, Hawaii, Hilton Hawaiian Village, October 3–8,2004.
   Google Scholar