References
- C K Maiti, S Chattopadhyay & L K Bera, Strained-Si Heterostrticture Field Effect Devices, CRC Press, Boca Raton, 2007.
- S E Thompson, M Armstrong, C Auth, M Alavi, M Buehler, R Chau, S Cea, T Ghani, G Glass, T Hoffman, C H Jan, C Kenyon, J Klaus, K Kuhn, Z Ma, B Mcintyre, K Mistry, A Murthy, B Obradovic, R Nagisetty, P Nguyen, S Sivakumar, R Shaheed, L Shifren, B Tufts, S Tyagi, M Bohr & Y El-Mansy, A 90-nm Logic technology Featuring Strained-Silicon, IEEE Trans Electron Dev. vol 51, pp 1790–1797, 2004.
- G L Bir & G E Pikus, Symmetry and strain-induced effects in semiconductors. John Wiley & Sons, NY, 1974.
- J L Egley & D Chidambarrao, Strain Effects on Device Characteristics: Implementation in Drift-Diffusion Simulators, Solid-State Electron, vol 36, pp 1653–1664, 1993.
- T Ghani, M Armstrong, C Auth, M Bost, P Charvat, G Glass, T Hoffmann, K Johnson, C Kenyon, J Klaus, B . McIntyre, K Mistry, A Murthy, J Sandford, M Silberstein, S Sivakumar, P Smith, K Zawadzki, S Thompson & M Bohr, A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors, IEDM Tech Dig, pp 978–980, 2003.
- S M Cea, M Armstrong, C Auth, T Ghani, M D Giles, T Hoffman, R Kotlyar, P Matagne, K Mistry, R Nagisetty, B Obradovic, R Shaheed, L Shifren, M Stettler, S Tyagi, X Wang, C Weber & K Zawadzki, Front End Stress Modeling for Advanced Logic Technologies, IEDM, pp 963–966, San Francisco, CA, 2004.