References
- Roy K, Prasad SC, “Low-Power CMOS VLSI Circuit Design”, USA: John Wiley & Sons, Inc.; 2000.
- A P Chandrakasan, S Sheng, and R W Brodersen, “Low-power CMOS digital design”, IEEE Journal of Solid-State Circuits. Vol. 4, pp. 473–84, Apr. 1992.
- R Gonzales, B M Gordon, and M A Horowitz, “Supply and threshold voltage scaling for low power CMOS”, IEEE Journal of Solid-State Circuits. Vol. 8, pp. 1210–6, Aug. 1997.
- N Ekekwe, “Ralph Etienne-Cummings, Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies”, Microelectronics Journal, Vol. 37, No. 9, pp. 851–60, Sep. 2006.
- R Gonzalez, B M Gordon, and M A Horowitz, “Supply and Threshold Voltage Scaling for Low Power CMOS”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, Aug. 1997
- A Keshavarzi, and S Narendra, “Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC’s”, ISLPED, pp. 252–4, Jul. 1999.
- A Keshavarzi, and S Narendra, “Effectiveness of reverse body bias for leakage control in scaled dual-Vt CMOS ICs”, Proceedings of ISLPED, pp. 207–12. Aug. 2001.