Reliability Analysis of P⁺ Pickup on Anti-ESD Performance in Four CMOS Low-Voltage Technology Nodes

REFERENCES

• J. C. Smith and G. Boselli, “A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies,” in Electrical Overstress/Electrostatic Discharge Symposium, Las Vegas, NV, 2003, pp. 1–9.
   Google Scholar
• J. Li, R. Gauthier and E. Rosenbaum, “A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection,” in Electrical Overstress/Electrostatic Discharge Symposium, Grapevine, 2004, pp. 1–7.
   Google Scholar
• J. Li, R. Gauthier, S. Mitra, C. Putnam, K. Chatty, R. Halbach, and C. Seguin, “Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection,” in Electrical Overstress/Electrostatic Discharge Symposium, Tucson, AZ, 2006, pp. 179–185.
   Google Scholar
• Q. Cui, Y. Han, J. J. Liou, S. Dong, R. Si, and C. Peng, “A method to model MOSFET's second breakdown action for circuit-level ESD simulation,” in International Symposium on High Density packaging and Microsystem Integration, Shanghai, 2007, pp. 1–4.
   Google Scholar
• Y. Jiang, J. Li, F. Ran, and Y. Dian, “Layout optimization and modeling of an ESD-protection n-MOSFET in 0.13um silicide CMOS technology,” in International Conference on Electronic Packaging Technology & High Density Packaging, Shanghai, 2008, pp. 1–6.
   Google Scholar
• D.-P. Bicleanu, A.-M. Nicuta, and A. Salceanu, “A novel ESD protection structure used to enhance the safety of the MOSFET integrated circuitry,” in 8th International Symposium on Advanced Topics in Electrical Engineering (ATEE), Bucharest, 2013, pp. 1–6.
   Google Scholar
• W. Wang, S. Dong, L. Zhong, J. Zeng, Z. Yu, and Z. Liu, “GGNMOS as ESD protection in different nanometer CMOS process,” in IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Chengdu, 2014, pp. 1–2.
   Google Scholar
• F. A. Altolaguirre and M.-D. Ker, “Active ESD protection for input transistors in a 40-nm CMOS process,” in International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, 2015, pp. 1–4.
   Google Scholar
• M.-D. Ker, C.-H. Chuang, and W.-Y. Lo, “Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-μm salicided CMOS process,” in 8th IEEE International Conference on Electronics, Circuits and Systems, Malta, 2001, pp. 361–364.
   Google Scholar
• M. Heer, S. Bychikhin, V. Dubec, D. Pogany, E. Gornik, M. Dissegna, L. Cerati, L. Zullino, A. Andreini, A. Tazzoli, and G. Meneghesso, “Analysis of the triggering behavior of low voltage BCD single and multi-finger gc-NMOS ESD protection devices,” in Electrical Overstress/Electrostatic Discharge Symposium, Tucson, AZ, 2006, pp. 275–284.
   Google Scholar
• M. X. Huo, K. B. Ding, Y. Han, S. R. Dong, X. Y. Du, D. H. Huang, and B. Song, “Effects of process variation on turn-on voltages of a multi-finger gate-coupled NMOS ESD protection device,” in 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, Suzhou, 2009, pp. 832–836.
   Google Scholar
• K.-H. Meng and E. Rosenbaum, “Layout-aware, distributed, compact model for multi-finger MOSFETs operating under ESD conditions,” in 35th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), Las Vegas, NV, 2013, pp. 1–8.
   Google Scholar
• V. Vassilev, M. Lorenzini, P. Jansen, V. Vashchenko, J.-J. Yang, A. Concannon, D. Archer, G. Groeseneken, M. I. Natarajan, M. Terbeek, S. Thijs, B.-J. Choi, M. Steyaert, and H. E. Maes, “Snapback circuit model for cascoded NMOS ESD over-voltage protection structures,” in 33rd Conference on European Solid-State Device Research, Vienna, 2003, pp. 561–564.
   Google Scholar
• K.-H. Lin and M.-D. Ker, “Design on latchup-free power-rail ESD clamp circuit in high-voltage CMOS ICs,” in Electrical Overstress/Electrostatic Discharge Symposium, Grapevine, 2004, pp. 1–8.
   Google Scholar
• V. Vassilev, G. Groeseneken, M. Steyaert, and H. Maes, “Enhanced ESD protection robustness of a lateral NPN structure in the advanced CMOS,” in IEEE International Reliability Physics Symposium Proceedings, Phoenix, AZ, 2004, pp. 605–606.
   Google Scholar
• Y. Chung, H. Xu, R. Ida, W.-G. Min, and B. Baird, “ESD scalability of LDMOS devices for self-protected output drivers,” in 17th International Symposium on Power Semiconductor Devices and ICs, Napoli, 2005, pp. 351–354.
   Google Scholar
• V. A. Vashchenko, M. Scholz, P. Jansen, R. Petersen, M. I. Natarajan, D. Tremouilles, M. Sawada, T. Nakaei, T. Hasebe, M. Ter Beek, and G. Groeseneken, “Turn-off characteristics of the CMOS snapback ESD protection devices - new insights and its implications,” in Electrical Overstress/Electrostatic Discharge Symposium, Tucson, AZ, 2006, pp. 39–45.
   Google Scholar
• K.-H. Kim and Y.-J. Seo, “Electrostatic discharge (ESD) protection of N-type silicon controlled rectifier with P-type MOSFET pass structure for high voltage operating I/O application,” Microelectronics Reliability, vol. 53(2), pp. 205–207, Feb. 2013.
   Web of Science ®Google Scholar
• M.-D. Ker, J.-H. Chen, and K.-C. Hsu, “Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices,” in International Symposium on VLSI Technology, Hsinchu, 2005, pp. 17–18.
   Google Scholar
• M.-D. Ker and J.-H. Chen, “Self-Substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices,” IEEE J. Solid State Circuits, vol. 41(11), pp. 2601–2609, Nov. 2006.
   Web of Science ®Google Scholar
• P. Zhang, Y. Wang, S. Jia, and X. Zhang, “A novel multi-finger layout strategy for GGnMOS ESD protection device,” in IEEE 9th International Conference on ASIC (ASICON), Xiamen, 2011, pp. 275–278.
   Google Scholar
• A. Zhou, Y. Wang, K. Zhu, and X. Jin, “Investigation of pickup effect for multi-fingered ESD devices in 0.5 μm 5V/18V CDMOS process,” Electronics Letters, vol. 48, (15), pp. 911–913, 2012.
   Web of Science ®Google Scholar
• M.-D. Ker and H. C. Hsu. “The impact of inner pickup on ESD robustness of multi-finger NMOS in nanoscale CMOS technology,” in IEEE International Reliability Physics Symposium, San Jose, CA, 2006, pp. 631–632.
   Google Scholar
• M.-D. Ker, Y.-R. Wen, W.-Y. Chen, and C.-Y. Lin. “Impact of layout pickups to ESD robustness of MOS transistors in sub 100-nm CMOS process,” in International Symposium on Next-Generation Electronics (ISNE), Kaoshiung, 2010, pp. 100–103.
   Google Scholar
• J.-H. Lee, “TSMC,” U.S. Patent #5811856, Sep. 1998.
   Google Scholar
• G. Meneghesso, S. Santirosi, E. Novarini, C. Contiero, and E. Zanoni, “ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests,” in IEEE International Reliability Physics Symposium, San Jose, CA, 2000, pp. 270–275.
   Google Scholar
• J. Barth and J. Richner, “Correlation considerations: Real HBM to TLP and HBM testers,” in Electrical Overstress/Electrostatic Discharge Symposium, Portland, OR, 2001, pp. 448–455.
   Google Scholar
• S. C. Huang, J. H. Lee, S. C. Lee, K. M. Chen, M. H. Song, C. Y. Chiang, and M.-C. Chang, “Circuit and silicide impact on the correlation between TLP and ESD (HBM and MM),” in IEEE International Integrated Reliability Workshop, Fallen Leaf Lake, CA, 2004, pp. 169–172.
   Google Scholar
• M.-D. Ker, C.-L. Hou, C.-Y. Chang, and F.-T. Chu, “Correlation between transmission-line-pulsing I-V curve and human-body-model ESD level on low temperature poly-Si TFT devices,” in 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits, Hsinchu, 2004, pp. 209–212.
   Google Scholar
• T. J. Maloney, “Evaluating TLP transients and HBM waveforms,” in Electrical Overstress/Electrostatic Discharge Symposium, Anaheim, CA, 2009, pp. 1–9.
   Google Scholar
• R. Ma, L. Wang, C. Zhang, F. Lu, Z. Dong, A. Wang, W. Lu, Y. Song, and B. Zhao, “TLP and HBM ESD test correlation for power ICs,” in IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, 2013, pp. 1–2.
   Google Scholar
• Y. Xi, S. Malobabic, V. Vashchenko, and J. Liou, “Correlation between TLP, HMM, and system-level ESD pulses for Cu metallization,” IEEE Transactions on Device and Materials Reliability, vol. 14(1), pp. 446–450, Jan. 2014.
   Web of Science ®Google Scholar