A Precise Design for Testing High-Speed Embedded Memory using a BIST Circuit

REFERENCES

• A. Agarwal, B. C. Paul, S. Mukhopadhyay and K. Roy, “Process variation in embedded memories: Failure analysis and variation aware architecture,” IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1804–1814, Sep. 2005.
   Web of Science ®Google Scholar
• H. Said, “Testing embedded memories: A survey,” Math. Eng. Methods Comput. Sci., vol. 7721, pp. 32–42, Oct. 2012.
   Google Scholar
• S. Hamdioui and A. J. van de Goor, “Efficient tests for realistic faults in dual-port SRAMs,” IEEE Trans. Comput., vol. 51, no. 5, pp. 460–473, May 2002.
   Web of Science ®Google Scholar
• M. Inoue, T. Yamada and A. Fujiwara, “A new testing acceleration chip for low-cost memory tests,” IEEE Des. Test Comput., vol. 10, no. 1, pp. 15–19, Mar. 1993.
   Web of Science ®Google Scholar
• R. Mookerjee, “A technique for adapting high-performance logic ATE to test high-density, high-speed SRAMs,” in IEEE International Workshop on Memory Test, San Jose, CA, 1993, pp. 120–124.
   Google Scholar
• B. Ayari and B., Kaminska, “A new dynamic test vector compaction for automatic test pattern generation,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 13, no. 3, pp. 353–358, Mar. 1994.
   Web of Science ®Google Scholar
• R. D. Adams, High Performance Memory Testing: Design Principle, Fault Modeling and Self-Test. New York: Springer, 2003, pp. 149–172.
   Google Scholar
• M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing: For Digital, Memory and Mixed Signal VLSI Circuits. New York: Springer, 2002, pp. 253–308.
   Google Scholar
• S. K. Jain and C. E. Stroud, “Built-in self-testing of embedded memories,” IEEE Des. Test Comput., vol. 3, no. 5, pp. 27–37, Oct. 1986.
   Web of Science ®Google Scholar
• Y. Zorian, “Build-in self-test,” Microelectron. Eng., vol. 49, no. 1–2, pp.135–138, Nov. 1999.
   Web of Science ®Google Scholar
• T. Cibakova, M. Fiseherova and E. Gramatova, “Hierarchical test generation for combinational circuits with real defects coverage,” Microelectron. Reliab., vol. 42, no 7, pp. 1141–1149, May 2002.
   Web of Science ®Google Scholar
• K. M. Krishna and M. Sailaja, “Low power memory built in self-test address generator using clock controlled linear feedback shift registers,” J. Electron. Test., vol. 30, no. 1, pp. 77–85, Feb. 2014.
   Web of Science ®Google Scholar
• B. Mohammad, “Embedded memory design validation and design for test,” in Embedded Memory Design for Multi-Core and Systems on Chip, vol. 116, New York: Springer, 2014, pp. 75–81.
   Google Scholar
• M. H. Tehranipour, S. M. Fakhraie, Z. Navabi and M. R. Movahedin, “A low-cost at-speed BIST architecture for embedded processor and SRAM cores,” J. Electron. Test., vol. 20, no.2, pp. 155–168, Apr. 2004.
   Web of Science ®Google Scholar
• M. S. Abadir and H. K. Reghbati, “Functional testing of semiconductor random access memories,” J. ACM Comput. Surv., vol. 15, no. 3, pp. 175–198, Sep. 1983.
   Google Scholar
• C. A. Papachistou and N. B. Saghal, “An improved method for detecting functional faults in semiconductor random access memories,” IEEE Trans. Comput., vol. C-34, no. 2, pp. 110–116, Feb. 1985.
   Web of Science ®Google Scholar
• S. Hamdioui, A. J. van de Goor, J. R. Reyes and M. Rodgers, “Memory test experiment: Industrial results and data,” IEEE Proc. Comput. Digit. Tech., vol. 153, no. 1, pp. 1–8, Jan. 2006.
   Web of Science ®Google Scholar
• L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, S. Borri and M. Hage-Hassan, “ADOFs and resistive-ADOFs in SRAM address decoders: Test conditions and march solutions,” J. Electron. Test., vol. 22, no. 3, pp. 287–296, Jun. 2006.
   Web of Science ®Google Scholar
• M. Marinescu, “Simple and efficient algorithms for functional RAM testing,” in IEEE Proceeding of International Test Conference, Philadelphia, PA, 1982, pp. 236–239.
   Google Scholar
• J. C. Yeh, C. H. Wu, K. L. Cheng, Y. F. Chou, C. T. Huang and C. W. Wu, “Flash memory built-in self-test using March-like algorithms,” in IEEE Proceedings on Electronic Design, Test and Applications, Christchurch, 2002, pp. 137–141.
   Google Scholar
• A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice. New York: John Wiley & Sons, 1991, pp. 125–168.
   Google Scholar
• N. Y. Sung and T. Y. Wu, “A method of embedded memory access time measurement,” in IEEE Proceedings on Quality Electronic Design, San Jose, CA, 2001, pp. 462–465.
   Google Scholar
• C. E. Stroud, K. N. Leach and T. A. Slaughter, “BIST for Xilinx 4000 and Spartan series FPGAs: A case study,” in IEEE International Proceeding on Test Conference, Charlotte, NC, 2003, pp. 1258–1267.
   Google Scholar
• J. Van Sas, G. Wauwe, E. Huyskens and D. Rabaey, “BIST for embedded static RAMs with coverage calculation,” in IEEE International Proceeding on Test Conference, Baltimore, MD, 1993, pp. 339–347.
   Google Scholar
• L. J. Zhang, Z. O. Wang, Y. Yu, J. B. Zheng and L. F. Mao, “An at-speed test scheme for SRAM using on-chip ADPLL,” Microelectronics, vol. 42, no. 1, pp. 121–125, Feb. 2012.
   Google Scholar