Application of Artificial Neural Network and Adaptive Neuro-Fuzzy Inference System for the Modelling and Simulation of QCA Circuits

REFERENCES

• C. S. Lent and P. D. Tougaw. (1997). “A device architecture for computing with quantum dots,” Proc. IEEE. 85 (4), pp. 541–557.
   Web of Science ®Google Scholar
• C. S. Lent and P. D. Taugaw. (1996). “Dynamic behavior of quantum cellular automata,” J. Appl. Phys. 80 (8), pp. 4722–4736.
   Web of Science ®Google Scholar
• W. Porod. (1997). “Quantum-dot devices and quantum-dot cellular automata,” Int. J. Bifurcation Chaos 7 (10), pp. 2199–2218.
   Web of Science ®Google Scholar
• K. Navi, R. Farazkish, S. Sayedsalehi and M. R. Azghadi. (2010). “A new quantum-dot cellular automata full-adder,” Microelectr. J. 41 (12), pp. 820–826.
   Web of Science ®Google Scholar
• C. G. Smith. (1999). “Computation without current,” Science 284 (5412), pp. 274–284.
   Web of Science ®Google Scholar
• B. Isaksen and C. S. Lent, “Molecular quantum dot cellular automata,” in 3rd IEEE Conference on Nanotech, vol. 1, 2003, pp. 5–8.
   Google Scholar
• X. Yang, L. Cai, X. Zhao and N. Zhang. (2010). “Design and simulation of sequential circuits in quantum-dot cellular automata: Falling edge-triggered flip-flop and counter study,” Microelectr. J. 41 (1), pp. 56–63.
   Web of Science ®Google Scholar
• N. Gupta, S. Shrivastava, N. Patidar, S. Katiyal and K. K. Choudhary. (2012). “Design of one bit arithmetic logic unit (ALU) in QCA,” Int. J. Comp. Appl. Eng. Sci. 2 (3), pp. 281–285.
   Google Scholar
• M. Hayati and A. Rezaei. (2014). “An efficient and optimized multiplexer design for quantum-dot cellular automata,” J. Computat. Theor. Nanosci. 11, pp. 297–302.
   Google Scholar
• D. Tougaw, E. W. Johnson and D. Egley. (2012). “Programmable logic implemented using quantum-dot cellular automata,” IEEE Trans. Nanotechnol. 11 (4), pp. 739–745.
   Web of Science ®Google Scholar
• I. Amlani, A. O. Orlov, G. Toth, C. S. Lent, G. H. Bernstein and G. L. Snider. (1999). “Digital logic gate using quantum-dot cellular automata,” Appl. Phys. Lett. 284, pp. 289–291.
   Google Scholar
• M. Choi, Z. Patitz and N. Park, “Efficient and robust delay-insensitive QCA (Quantum-Dot Cellular Automata) design,” in Proc. 21st IEEE Int. Symp. Defect and Fault-Tolerance in VLSI Systems, vol. 21, 2006, pp. 80–88.
   Google Scholar
• J. C. Das and D. De. (2015). “Reversible binary to grey and grey to binary code converter using QCA,” IETE J. Res. 61 (3), pp. 223–229.
   Web of Science ®Google Scholar
• A. K. Bindra and V. P. Kodali. (2015). “Realization of sharp cut-off UHF and microwave frequency active filters,” IETE J. Res. 20 (9), pp. 460–464.
   Google Scholar
• K. Walus, V. S. Dimitrov and G. A. Julliaen. (2003). “Computer architecture structure for quantum cellular automata,” 3rd IEEE Nanotech. Conf., 2, pp. 1435–1439.
   Google Scholar
• M. Hayati and A. Rezaei. (2012). “Design and optimization of full comparator based on quantum-dot cellular automata,” ETRI J. 34 (2), pp. 284–287.
   Web of Science ®Google Scholar
• M. Hayati and A. Rezaei. (2013). “Design of novel efficient XOR gates for quantum-dot cellular automata,” J. Comput. Theor. Nanosci. 10 (3), pp. 643–647.
   Google Scholar
• I. Hänninen and J. Takala. (2008). “Binary adders on quantum-dot cellular automata,” J. Signal Process Syst. 58, pp. 87–103.
   Web of Science ®Google Scholar
• S. Bhanja, M. Ottavi, S. Pontarelli and F. Lombardi. (2008). “QCA circuits for robust coplanar crossing, emerging nanotechnologies,” Frontiers in Elect. Test. 37, pp. 227–249.
   Google Scholar
• (2016). QCADesigner. Available:http://www.mina.ubc.ca/qcadesigner.
   Google Scholar
• C.S. Lent et al., “Aquinas: A quantum interconnected network array simulator,” in Proc. Fifth Int. Workshop on Computational Electronics, University Notre Dame, Notre Dame, IN, 1997.
   Google Scholar
• M. T. Niemier, M. J. Kontz and P. M. Kogge, “A design of and design tools for a novel quantum dot based microprocessor,” in 27th Ann. Design Automation Conference, 2000, pp. 227–232.
   Google Scholar
• E. N. Ganesh. (2010). “Quantum cellular automata majority circuit simulation using simulated annealing genetic algorithm,” Int. J. Eng. Sci. Technol. 2 (7), pp. 3277–3286.
   Google Scholar
• S. Henderson, E. Johnson, J. Janulis and P. D. Tougaw. (2004). “Incorporating standard CMOS design process methodologies into the QCA logic design process,” IEEE Trans. Nanotechnol. 3, pp. 2–9.
   Web of Science ®Google Scholar
• M. Ottavi, L. Schiano, F. Lombardi and D. Tougaw. (2006). “HDLQ: A HDL environment for QCA design,” J. Emerg. Technol. Comput. Syst. 2 (4), pp. 243–261.
   Google Scholar
• O. P. VilelaNeto, M. A. C. Pacheco and C. R. Barbosa. (2012). “Neural network simulation and evolutionary synthesis of QCA circuits,” IEEE Trans. Comp. 56 (2), pp. 191–201.
   Google Scholar
• J. G. Taylor, Neural Networks and Their Applications. West Sussex, UK: John Wiley & Sons Ltd, 1996.
   Google Scholar
• A. R. Gallant and H. White. (1992). “On learning the derivatives of an unknown mapping with multilayer feed forward networks,” Neural Netw. 5, pp. 129–138.
   Web of Science ®Google Scholar
• H. Takagi, “Application of neural networks and fuzzy logic to consumer products,” in Proc. Int. Conf. on Industrial Fuzzy Electronics, Control, Instrumentation, and Automation, vol. 3, 2000, pp. 1629–1639.
   Google Scholar
• J. S. R. Jang. (1993). “ANFIS: Adaptive-network-based fuzzy inference systems,” IEEE Trans. Syst. Man Cybernetics. 23, pp. 665–685.
   Web of Science ®Google Scholar
• J. S. R. Jang, C. T. Sun and E. Mizutani, A Computational Approach to Learning and Machine Intelligence Neuro-Fuzzy and Soft Computing. (US edition). Upper Saddle River, NJ: Prentice Hall, 1997pp. 1482–1484.
   Google Scholar
• M. Hayati, A. Rezaei and M. Seifi. (2010). “CNT-MOSFET modeling based on artificial neural network: Application to simulation of nanoscale circuits,” Solid-State Electron. 54 (1), pp. 52–57.
   Web of Science ®Google Scholar
• M. Mustafa and M. R. Beigh. (2013). “Design and implementation of quantum cellular automata based novel parity generator and checker circuits with minimum complexity and cell count,” IJPAP. 51 (1), pp. 60–66.
   Web of Science ®Google Scholar
• M. Hayati, A. Rezaei, M. Seifi and A. Naderi. (2010). “Modeling and simulation of combinational CMOS logic circuits by ANFIS,” Microelectr. J. 41 (7), pp. 381–387.
   Web of Science ®Google Scholar