High Performance CNFET-based Ternary Full Adders

REFERENCES

• K. Roy, S. Mukhopadhyay and H. Meirmandi. (2003). “Leakage current mechanisms and leakage reduction technologies in deep-submicron CMOS circuits,” Proc. IEEE, 91 (2), pp. 305–327.
   Web of Science ®Google Scholar
• K. Navi, S. Sayedsalehi, R. Farazkish and M. Rahimi Azghadi. (2010). “Five input majority gate, a new device for quantum-dot cellular automata,” J. Comput. Theor. Nanosci. 7 (8), pp. 1546–1553.
   Google Scholar
• A. K. Abu El-Seoud, M. El-Banna and M. A. Hakim. (2007). “On modeling and characterization of single electron transistor,” Int. J. Electron. 94 (6), pp. 573–585.
   Web of Science ®Google Scholar
• S. Lin, Y. B. Kim and F. Lombardi, “A novel CNFET-based ternary logic gate design,” in Proceedings of IEEE International Midwest Symposium on Circuits and Systems, Cancun, 2009, pp. 435–438.
   Google Scholar
• G. Cho, Y. Kim and F. Lombardi, “Performance evaluation of CNFET-based logic gates,” in Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, Singapore, 2009, pp. 909–912.
   Google Scholar
• H. M. Razavi and S. E. Bou-Ghazale, “Design of a fast CMOS ternary adder,” in Proceedings of the IEEE International Symposium on Multiple-Valued Logic, Boston, 1987, pp. 20–23.
   Google Scholar
• M. Moaiyeri, R. Faghih Mirzaee, K. Navi and O. Hashemipour. (2011). “Efficient CNFET-based ternary full adder cells for nanoelectronics,” Nano-Micro Lett. 3 (1), pp. 43–50.
   Web of Science ®Google Scholar
• S. L. Hurst. (1984). “Multiple-valued logic – its status and future,” IEEE Trans. Comput. 33 (12), pp. 1160–1179.
   Web of Science ®Google Scholar
• P. L. McEuen, M. Fuhrer and H. Park. (2002). “Single-walled carbon nanotube electronics,” IEEE Trans. Nanotechnol. 1 (1), pp. 78–85.
   Web of Science ®Google Scholar
• S. Lin, Y. Kim and F. Lombardi. (2011). “CNTFET-based design of ternary logic gates and arithmetic circuits,” IEEE Trans. Nanotechnol. 10 (2), pp. 217–225.
   Web of Science ®Google Scholar
• L. C. Castro, D. L. John, D. L. Pulfrey, M. Purfath, A. Gehring and H. Kosina. (2005). “Method of predicting FT for carbon nanotube FETs,” IEEE Trans. Nanotechnol. 4 (6), pp. 699–704.
   Web of Science ®Google Scholar
• M. He, P. V. Fedotov, A. Chernov, E. D. Obraztsova, H. Jiang, N. Wei, et al. (2016). “Chiral-selective growth of single-walled carbon nanotubes on Fe-based catalysts using CO as carbon source,” Carbon, 108, pp. 521–528.
   Web of Science ®Google Scholar
• F. Yang, X. Wang, D. Zhang, J. Yang, D. Luo, Z. Xu, et al. (2014). “Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts,” Nature, 510, pp. 522–524.
   PubMed Web of Science ®Google Scholar
• W. Shen, F. Li, C. Liu, and L.-c. Yin. (2016). “Changing the chirality of single-wall carbon nanotubes during epitaxial growth: A density functional theory study,” New Carbon Mater. 31, pp. 525–531.
   Web of Science ®Google Scholar
• K. Y. Bok, Y. B. Kim and F. Lombardi, “Novel design methodology to optimize the speed and power of the CNTFET circuits,” in Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, Cancun, 2009, pp. 1130–1133.
   Google Scholar
• A. Raychowdhury and K. Roy. (2007). “Carbon nanotube electronics: Design of high-performance and low-power digital circuits,” IEEE Trans. Circuits Syst. 54 (11), pp. 2391–2401.
   Google Scholar
• M. Zhang, P. C. H. Chan, Y. Chai and Z. Tang, “Applying SOI technology on carbon nanotube transistors,” IEEE International SOI Conference, Indian Wells, 2007, pp. 147–148.
   Google Scholar
• J. Deng and H.-S. P. Wong. (2007). “A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application-part I: Model of the intrinsic channel region,” IEEE Trans. Electron. Devices, 54 (12), pp. 3186–3194.
   Web of Science ®Google Scholar
• J. Deng and H.-S. P. Wong. (2007). “A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application-part II: Full device model and circuit performance benchmarking,” IEEE Trans. Electron Devices, 54 (12), pp. 3195–3205.
   Web of Science ®Google Scholar
• I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA: A. K. Peters, 2002, pp. 39–42.
   Google Scholar
• M. H. Moaiyeri, A. Doostaregan and K. Navi. (2011). “Design of energy-efficient and robust ternary circuits for nanotechnology,” IET Circuits Devices Syst. 5 (4), pp. 285–296.
   Web of Science ®Google Scholar