Transmission Gate as Buffer for Carbon-Nanotube-Based VLSI Interconnects

REFERENCES

• J. P Uyemura, CMOS Logic Circuit Design. Boston, MA: Kluwer Academic Publishers, 2001.
   Google Scholar
• V.K. Sharma and M. Pattanaik. (2013). “VLSI scaling methods and low power CMOS buffer circuits,” J. Semicond. 34(9), pp. 095001-1-095001-18.
   Google Scholar
• K. Banerjee and A. Mehrotra. (2002). “A Power-optimal repeater insertion methodology for global interconnects in nanometer designs,” IEEE Trans. Electron Devices. 49 (11), pp. 2001–2007.
   Web of Science ®Google Scholar
• R. Weerasekara, D. Pamunuwa, L.-R. Zheng and H. Tenhunen. (2008). “Minimal power delay balanced SMART repeaters for global interconnects in the nanometer regime,” IEEE Trans. Very Large Scale Integr. Syst. 16 (5), pp. 337–339.
   Google Scholar
• W.-S. Zhao, G. Wang, L. Sun, W.-Y. Yin and Y.-X. Guo. (2014). “Repeater insertion for carbon nanotube interconnects,” Micro Nano Lett. 9 (5), pp. 337–339.
   Web of Science ®Google Scholar
• P. U. Sathyakam and P. S. Mallick. (2012). “Towards realisation of mixed carbon nanotubes as VLSI interconnects: A review,” Nano Commun. Netw. 3 (3), pp. 175–182.
   Google Scholar
• M. D.’ Amore, M. Ricci and A. Tamburanno, “Equivalent single conductor modelling of carbon nanotube bundles for transient analysis of high-speed interconnects,” in 8th IEEE Conf. Nanotechnology, IEEE-NANO, Rome, Italy, 2008, pp. 307–310. doi:10.1109/NANO.2008.98
   Google Scholar
• M. D'Amore, M. S. Sarto and A. Tamburrano. (2010). “Fast transient analysis of next-generation interconnects based on carbon nanotubes,” IEEE Trans. Electromagn. Compat. 52 (2), pp. 496–503.
   Web of Science ®Google Scholar
• M. K. Majumder, P. K. Das and B. K. Kaushik. (2014). “Delay and crosstalk reliability issues in mixed MWCNT bundle interconnects,” Microelectr. Reliab. 54, pp. 2570–2577.
   Web of Science ®Google Scholar
• M. K. Majumder, B. K. Kaushik and S. K. Manhas. (2014). “Analysis of delay and dynamic crosstalk in bundled carbon nanotube interconnects,” IEEE Trans. Electromagn. Compat. 56 (6), pp. 1666–1673.
   Web of Science ®Google Scholar
• M. K. Majumder, N. D. Pandya, B. K. Kaushik and S. K. Manhas. (2012). “Dynamic crosstalk effects in mixed CNT bundle interconnects,” Electron. Lett. 48 (7), pp. 384–385.
   Web of Science ®Google Scholar
• P. K. Das, M. K. Majumder and B. K. Kaushik. (2014). “Dynamic crosstalk analysis of mixed multi-walled carbon nanotube bundle interconnects,” J. Eng. Doi: 10.1049/joe.2013.0272.
   Google Scholar
• J. Kumar, M. K. Majumder, B. K. Kaushik, S. Dasgupta and S. K. Manhas, “Novel modeling approach for multi-walled CNT bundle in global VLSI interconnects,” in Int. Conf. Commun. Devices Intell. Sys. (CODIS), Roorkee, India, 2012, pp. 476–479.
   Google Scholar
• M. K. Majumder, J. K. Das, V. R. Kumar and B. K. Kaushik. (2014). “Performance analysis for randomly distributed mixed carbon nanotube bundle interconnects,” Micro Nano Lett. 9 (11), pp. 792–796.
   Web of Science ®Google Scholar
• P. Litoria, K. S. Sandha and A. Kansal. (2017). “Impact of tunnelling conductance on the performance of multiwalled carbon nanotubes as VLSI interconnects for nano-scaled technology nodes,” J. Mater. Sci. 28 (6), pp. 4818–4827.
   Web of Science ®Google Scholar
• M. Tang and J. Mao. (2015). “Modeling and fast simulation of multiwalled carbon nanotube interconnects,” IEEE Trans. Electromagn. Compat. 57 (2), pp. 232–240.
   Web of Science ®Google Scholar
• G. Chen, and E .G. Friedman. (2006). “Low-power repeater driving RC and RLC interconnects with delay and bandwidth constraints,” IEEE Trans. VLSI Syst. 14 (2), pp. 161–172.
   Web of Science ®Google Scholar
• P. U. Sathyakam. and P. S. Mallick. (2011). “Transient analysis of mixed carbon nanotube bundle interconnects,” Electron. Lett. 47 (20), pp. 1134–1136.
   Web of Science ®Google Scholar
• Karthikeyan and P. S. Mallick, “Mixed CNT bundles as VLSI interconnects,” in International Conf. Commun. Sig. Process., Melmaruvathur, India, 2016, pp. 0987–0990. doi:10.1109/ICCSP.2016.7754295
   Google Scholar
• M. K. Majumder, P. K. Das, V. R. Kumar and B. K. Kaushik. (2015). “Crosstalk induced delay analysis of randomly distributed mixed CNT bundle interconnect,” J. Circuits Syst. Comp. 24 (10), 1550145.
   Web of Science ®Google Scholar
• M. K. Majumder, J. Kumar and B. K. Kaushik. (2015). “Process-induced delay variation in SWCNT, MWCNT, and Mixed CNT interconnects,” “IETE J. Res. 61 (5), pp. 533–540.
   Web of Science ®Google Scholar
• S. D. Pable and M. Hasan. (2012). “Interconnect design for sub threshold circuits, “IEEE Trans. Nanotechnol. 11 (3), pp. 633–639.
   Web of Science ®Google Scholar