https://orcid.org/0000-0001-7187-4686
REFERENCES
- G. A. Rincon-Mora and J. Vogt , “Fooling faraday: On-chip capacitor multipliers,” Available: http://www.eetimes.com/document.asp?doc_id=1273116
- J. Martínez and A. Vazquez-Gonzalez , “Impedance scalers for IC active filters,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'98) , Monterey, CA, 1998, pp. 151–4.
- J. Aguado-Ruiz , A. J. Lopez-Martin , and J. Ramirez-Angulo , “Three novel improved CMOS C-multipliers,” Int. J. Circ. Theor. Appl. , Vol. 40, no. 6, pp. 607–16, 2012.
- S. Pennisi , “High accuracy CMOS capacitance multiplier,” in IEEE ICECS 9th International Conference on Electronics, Circuits and Systems , Dubrovnik, Croatia, Croatia, Vol. 1, 2002. pp. 389–92.
- J. Zarate-Roldan , M. Wang , J. Torres , and E. Sánchez-Sinencio , “A capacitor-less LDO with high-frequency PSR suitable for a wide range of on-chip capacitive loads,” IEEE Trans. Very Large Scale Integr. (VLSI) Sys. , Vol. 24, no. 9, pp. 2970–82, 2016.
- J. Ramirez-Angulo , R. G. Carvajal , J. A. Galan , and A. Lopez-Martin , “A free but efficient low-voltage class-AB two-stage operational amplifier,” IEEE Trans. Circ. Syst. , Vol. 53, no. 7, pp. 568–71, 2006.
- F. A. Rocha , R. M. Martins , N. C. Lourenco , and N. C. Horta , Electronic Design Automation of Analog ICs Combining Gradient Models with Multi-Objective Evolutionary Algorithms. Cham: Springer, 2013.
- E. Tlelo-Cuautle and A. C. Sanabria-Borbon , “Optimising operational amplifiers by evolutionary algorithms and gm/id method,” Int. J. Electr. , Vol. 103, no. 10, pp. 1665–84, 2016.
- F. Esparza-Alfaro , A. Lopez-Martin , and R. Carvajal , et al. , “Low-voltage highly-linear class AB current mirror with dynamic cascode biasing,” Electr. Lett. , Vol. 48, no. 21, pp. 1336–38, 2012.
- J. Lopez-Arredondo , E. Tlelo-Cuautle , and F. V. Fernandez , “Optimization of LDO voltage regulators by NSGA-II,” in 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) , 2016, pp. 1–4, doi:10.1109/SMACD.2016.
- K. Deb , A. Pratap , S. Agarwal , and T. Meyarivan , “A fast and elitist multi-objective genetic algorithm: Nsga-II,” IEEE Trans. Evolution. Comput. , Vol. 6, no. 2, pp. 182–97, 2002.
- J. Choi , J. Park , W. Kim , K. Lim , and J. Laskar , “High multiplication factor capacitor multiplier for an on-chip PLL loop filter,” Electron. Lett. , Vol. 4, no. 5, pp. 239–40, Feb. 2009.