Digital Calibration of Memory Errors in Passive Sigma-Delta Modulator

REFERENCES

• F. Maloberti, Data Converters, Dordrecht: Springer Science & Business Media, 2007.
   Google Scholar
• I.-J. Chao, C.-M. Kuo, B.-D. Liu, C.-Y. Huang, and S.-J. Chang, “A 3rd-order delta-sigma modulator with timing-sharing opamp-sharing technique,” in 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, 2013, pp. 2002–5.
   Google Scholar
• A. Peña-Perez, E. Bonizzoni, and F. Maloberti, “A 88-dB DR, 84-dB SNDR very low-power single Op-Amp third-order ΣΔ modulator,” IEEE J. Solid-State Circuits, Vol. 47, no. 9, pp. 2107–18, 2012. doi: 10.1109/JSSC.2012.2199669
   Web of Science ®Google Scholar
• Z. Yang, L. Yao, and Y. Lian, “A 0.5-V 35-μw 85-dB DR double-sampled ΔΣ modulator for audio applications,” IEEE J. Solid-State Circuits, Vol. 47, no. 3, pp. 722–35, 2012. doi: 10.1109/JSSC.2011.2181677
   Web of Science ®Google Scholar
• M. G. Kim, et al., “A 0.9 V 92 dB double-sampled switched-RC delta-sigma audio ADC,” IEEE J. Solid-State Circuits, Vol. 43, no. 5, pp. 1195–206, 2008. doi: 10.1109/JSSC.2008.920329
   Web of Science ®Google Scholar
• F. Chen, B. Bakkaloglu, and S. Ramaswamy, “Design and analysis of a CMOS passive I a pound dagger ADC for low power RF transceivers,” Analog Integr. Circuits Signal Process, Vol. 59, no. 2, pp. 129–41, 2009. doi: 10.1007/s10470-008-9252-z
   Web of Science ®Google Scholar
• P. Sniatala, M. Naumowicz, J. L. A. de Melo, N. Paulino, and J. Goes, “A hybrid current-mode passive second-order continuous-time ΣΔ modulator,” in Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference, Lublin, 2014, pp. 117–20.
   Google Scholar
• B. H. Seyedhosseinzadeh and A. Nabavi, “A low-power parametric integrator for wideband switched-capacitor ΣΔ modulators,” Analog Integr. Circuits Signal Process, Vol. 78, no. 2, pp. 453–64, 2014. doi: 10.1007/s10470-013-0232-6
   Web of Science ®Google Scholar
• A. F. Yeknami, F. Qazi, and A. Alvandpour, “Low-power DT ΔΣ modulators using SC passive filters in 65 nm CMOS,” IEEE Trans. Circuits Syst. I Regul. Pap, Vol. 61, no. 2, pp. 358–70, 2014. doi: 10.1109/TCSI.2013.2278346
   Web of Science ®Google Scholar
• T. Sai and Y. Sugimoto, “Design of a 1-V operational passive sigma-delta modulator,” in ECCTD 2009 – European Conference on Circuit Theory and Design Conference Program, Antalya, 2009, pp. 751–4.
   Google Scholar
• A. F. Yeknami and A. Alvandpour, “A 0.5-V 250-nW 65-dB SNDR passive ΔΣ modulator for medical implant devices,” in Proceedings – IEEE International Symposium on Circuits and Systems, Beijing, 2013, pp. 2010–3.
   Google Scholar
• B. H. Seyedhosseinzadeh and A. Nabavi, “A MOS parametric integrator with improved linearity for SC ΣΔ modulators,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 62, no. 3, pp. 231–5, 2015.
   Google Scholar
• A. Hussain, S. W. Sin, C. H. Chan, S. P. U. Ben, F. Maloberti, and R. P. Martins, “Active-passive ΔΣ modulator for high-resolution and low-power applications,” IEEE Trans. Very Large Scale Integr. Syst, Vol. 25, no. 1, pp. 364–74, 2017. doi: 10.1109/TVLSI.2016.2580712
   Google Scholar
• F. Qazi and J. J. Dabrowski, “Passive SC sigma delta modulators revisited: Analysis and design study,” IEEE J. Emerg. Sel. Top. Circuits Syst, Vol. 5, no. 4, pp. 624–37, 2015. doi: 10.1109/JETCAS.2015.2502169
   Web of Science ®Google Scholar
• A. Hussain, S.-W. Sin, U. Seng-Pan, and R. P. Martins, “NTF zero compensation technique for passive sigma-delta modulator,” in Microelectronics and Electronics (PrimeAsia), 2011 Asia Pacific Conference on Postgraduate Research in, Macau, 2011, pp. 82–5.
   Google Scholar
• S. C. Lee and Y. Chiu, “Digital calibration of nonlinear memory errors in sigma – delta modulators,” IEEE Trans. Circuits Syst. I Regul. Pap., Vol. 57, no. 9, pp. 2462–75, 2010. doi: 10.1109/TCSI.2010.2046243
   Web of Science ®Google Scholar
• A. Bafandeh and M. Yavari, “Digital calibration of amplifier finite DC gain and gain bandwidth in MASH ΣΔ modulators,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 63, no. 4, pp. 321–5, 2016.
   Google Scholar
• S. C. Lee, B. Elies, and Y. Chiu, “An 85 dB SFDR 67 dB SNDR 8OSR 240MS/s ΣΔ ADC with nonlinear memory error calibration,” in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Honolulu, 2012, pp. 164–5.
   Google Scholar