248
Views
0
CrossRef citations to date
0
Altmetric
Articles

Sub-1 V, 5.5 ppm/°C, High PSRR all CMOS Bandgap Voltage Reference

ORCID Icon

References

  • M. Mohammed, K. Abugharbieh, M. Abdelfattah, and S. Kawar, “Design methodology for MOSFET-based voltage reference circuits implemented in 28 nm CMOS technology,” AEU Int. J. Electron. Commun., Vol. 70, no. 5, pp. 568–7, 2016. doi: 10.1016/j.aeue.2016.01.008
  • S. Liu, Z. Zhu, H. Gu, M. Liu, L. Liu, and Y. Yang, “A CMOS 4.6ppm/°C curvature-compensated bandgap voltage reference,” IEICE Electron. Express, Vol. 9, no. 20, pp. 1617–23, 2012. doi: 10.1587/elex.9.1617
  • Y. P. Tsividis, “Accurate analysis of temperature effects in Ic-VBE characteristics with application to bandgap reference sources,” IEEE J. Solid-State Circuits, Vol. 15, no. 6, pp. 1076–84, Dec. 1980. doi: 10.1109/JSSC.1980.1051519
  • L. Wenguan, Y. Ruohe, and G. Lifang, “ A low power CMOS bandgap voltage reference with enhanced power supply rejection,” in 2009 IEEE 8th International Conference on ASIC, Vol. 2, no. 5, pp. 300–4, 2009.
  • H. Banba et al., “A CMOS bandgap reference circuit with sub-1-V operation,” IEEE J. Solid-State Circuits, Vol. 34, no. 5, pp. 670–4, May 1999. doi: 10.1109/4.760378
  • G. De Vita and G. Iannaccone, “A Sub-1-V, 10 ppm/°C, nanopower voltage reference generator,” IEEE J. Solid-State Circuits, Vol. 42, no. 7, pp. 1536–42, 2007. doi: 10.1109/JSSC.2007.899077
  • L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, “A 2.6 nW, 0.45 v temperature-compensated subthreshold CMOS voltage reference,” IEEE J. Solid-State Circuits, Vol. 46, no. 2, pp. 465–74, 2011. doi: 10.1109/JSSC.2010.2092997
  • G. Giustolisi and G. Palumbo, “Detailed analysis of power-supply noise attenuation in bandgap voltage references,” IEEE Trans. Circuits Syst-I, Vol. 50, no. 2, pp. 185–97, 2003. doi: 10.1109/TCSI.2002.808188
  • Yamu Hu and M. Sawan, “ A 900 mV 25 µW high PSRR CMOS voltage reference dedicated to implantable micro-devices,” Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS ’03, Vol. 1, pp. I-373–6.
  • S. F. Ashrafi, S. M. Atarodi, and M. Chahardori , “New low voltage, high PSRR, CMOS bandgap voltage reference,” 2008 IEEE International SOC Conference, Vol. 2008, pp. 345–8.
  • M. Chahardori, M. Atarodi, and M. Sharifkhani, “A sub 1 v high PSRR CMOS bandgap voltage reference,” Microelectronics J., Vol. 42, no. 9, pp. 1057–65, 2011. doi: 10.1016/j.mejo.2011.06.010
  • P. R. Gray, P. J. Hust, S.H. Lewis, and R. G. Mayer, Analysis and Design of Analog Integrated Circuits. Wiley, Hoboken, NJ, 2009.
  • M. S. J. Steyaert and W. M. C. Sansen, “Power supply rejection ratio in operational transconductance amplifiers,” IEEE Trans. Circuits Syst., Vol. 37, no. 9, pp. 1077–84, 1990. doi: 10.1109/31.57596
  • O. E. Mattia, H. Klimach, and S. Bampi, “Sub-1 V supply 5 nW 11 ppm/°C resistorless sub-bandgap voltage reference,” Analog Integr. Circuits Signal Process., Vol. 85, no. 1, pp. 17–25, 2015. doi: 10.1007/s10470-015-0582-3
  • H. Abbasizadeh, S. Cho, S. Yoo, and K. Lee, “Accurate sub-1 V CMOS bandgap voltage reference with PSRR of -118 dB,” J. Semiconductor Tech. Sci., Vol. 16, no. 4, pp. 528–33, 2016. doi: 10.5573/JSTS.2016.16.4.528

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.