Design of CNTFET-based Current-mode Multi-input m:3 (4 ≤ m ≤ 7) Counters

References

• G. Caruso and D. Di Sclafani, “Analysis of compressor architectures in MOS current-mode logic,” in 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2010, pp. 13–16.
   Google Scholar
• E. Dubrova, “Multiple-valued logic in vlsi: Challenges and opportunities,” in Proc in NORCHIP, 1999, pp. 340–350.
   Google Scholar
• K. Navi, A. Doostaregan, M. H. Moaiyeri, and O. Hashemipour, “A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders,” Fuzzy Sets Syst., Vol. 185, pp. 111–124, 2011. doi: 10.1016/j.fss.2011.06.006
   Web of Science ®Google Scholar
• M. Moradi, R. F. Mirzaee, and K. Navi, “New current-mode multipliers by CNTFET-based n-valued binary converters,” IEICE Trans Electron., Vol. 99, pp. 100–107, 2016. doi: 10.1587/transele.E99.C.100
   Google Scholar
• T. Temel and A. Morgul, “Multi-valued logic function implementation with novel current-mode logic gates,” in IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002, 2002, pp. I–I.
   Google Scholar
• Y. Delican and T. Yildirim, “High performance 8-Bit mux based multiplier design using MOS current mode logic,” in Proc in Electrical and Electronics Engineering (ELECO), 7th International Conference on Electrical and Electronics Engineering, pp. II-89–II-93, 2011.
   Google Scholar
• F. Yang, et al., “Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts,” Nature, Vol. 510, p. 522, 2014. doi: 10.1038/nature13434
   PubMed Web of Science ®Google Scholar
• S. Lin, Y.-B. Kim, F. Lombardi, and Y. J. Lee, “A new SRAM cell design using CNTFETs,” in Proc in SoC Design Conference, ISOCC’08. International, pp. I-168–I-171, 2008.
   Google Scholar
• M. Bagherizadeh and M. Eshghi, “Two novel low-power and high-speed dynamic carbon nanotube full-adder cells,” Nanoscale Res. Lett., Vol. 6, p. 519, 2011. doi: 10.1186/1556-276X-6-519
   PubMed Web of Science ®Google Scholar
• M. He, et al., “Chiral-selective growth of single-walled carbon nanotubes on Fe-based catalysts using CO as carbon source,” Carbon, Vol. 108, pp. 521–528, 2016. doi: 10.1016/j.carbon.2016.07.048
   Web of Science ®Google Scholar
• M. R. Khezeli, M. H. Moaiyeri, and A. Jalali, “Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with Cu interconnects,” IEEE Trans Nanotechnol., Vol. 16, pp. 107–117, 2017.
   Web of Science ®Google Scholar
• Y. B. Kim, Y.-B. Kim, and F. Lombardi, “A novel design methodology to optimize the speed and power of the CNTFET circuits,” in Proc in Circuits and Systems, MWSCAS’09. 52nd IEEE International Midwest Symposium, pp. 1130–1133, 2009.
   Google Scholar
• Y. S. Mehrabani and M. Eshghi, “A symmetric, multi-threshold, high-speed and efficient-energy 1-bit full adder cell design using CNFET technology,” Circuits Systems Signal Process., Vol. 34, pp. 739–759, 2015. doi: 10.1007/s00034-014-9887-1
   Web of Science ®Google Scholar
• M. Bagherizadeh, M. H. Moaiyeri, and M. Eshghi, “Digital counter cell design using carbon nanotube FETs,” J. Appl. Res. Technol., Vol. 15, pp. 211–222, 2017. doi: 10.1016/j.jart.2016.12.005
   Google Scholar
• A. Pishvaie, G. Jaberipur, and A. Jahanian, “Improved CMOS (4; 2) compressor designs for parallel multipliers,” Comput. Electr. Eng., Vol. 38, pp. 1703–1716, 2012. doi: 10.1016/j.compeleceng.2012.07.015
   Web of Science ®Google Scholar
• C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electron. Comput., Vol. 1, pp. 14–17, 1964. doi: 10.1109/PGEC.1964.263830
   Google Scholar
• L. Dadda, “Some schemes for parallel multipliers,” Alta frequenza, Vol. 34, pp. 349–356, 1965.
   Google Scholar
• M. Mehta, V. Parmar, and E. E. Swartzlander Jr, “High-speed multiplier design using multi-input counter and compressor circuits,” in Proc in IEEE Symposium on Computer Arithmetic, 1991, pp. 43–50.
   Google Scholar
• S. Mehrabi, R. F. Mirzaee, S. Zamanzadeh, K. Navi, and O. Hashemipour, “Design, analysis and implementation of partial product reduction phase by using wide m: 3 (4≤m≤10) compressors,” Int. J. High Perform. Syst. Archit., Vol. 4, pp. 231–241, 2013. doi: 10.1504/IJHPSA.2013.058986
   Google Scholar
• J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – Part I: Model of the intrinsic channel region,” IEEE Trans. Electron Devices, Vol. 54, pp. 3186–3194, 2007. doi: 10.1109/TED.2007.909030
   Web of Science ®Google Scholar
• J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – Part II: Full device model and circuit performance benchmarking,” IEEE Trans Electron Devices, Vol. 54, pp. 3195–3205, 2007. doi: 10.1109/TED.2007.909043
   Web of Science ®Google Scholar