References
- I. S. Devised, et al. Int. Technol. Roadmap Semiconductors, Vol. 2, 2015.
- I. Ferain, C. A. Colinge, and J.-P. Colinge, “Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors,” Nature, Vol. 479, no. 7373, pp. 310–316, 2011. doi: https://doi.org/10.1038/nature10676
- D. Bhattacharya, and N. K. Jha, “Finfets: from devices to architectures,” Adv. Electron., Vol. 2014, pp. 1–21, 2014. doi: https://doi.org/10.1155/2014/365689
- J. Clarke, “Intel’s FinFETs are less fin and more triangle,” EE Times, 1–5, 2012.
- Y. B. Liao, M. H. Chiang, Y. S. Lai, and W. C. Hsu, “Stack gate technique for dopingless bulk FinFETs,” IEEE Trans. Electron Devices, Vol. 61, no. 4, pp. 963–968, 2014. doi: https://doi.org/10.1109/TED.2014.2306012
- S. Tayal, and A. Nandi, “Analog/RF performance analysis of channel engineered high-K gate-stack based junctionless Trigate-FinFET,” Superlattices Microstruct., Vol. 112, pp. 287–295, 2017. doi: https://doi.org/10.1016/j.spmi.2017.09.031
- B. H. Lee, J. Oh, H. H. Tseng, R. Jammy, and H. Huff, “Gate stack technology for nanoscale devices scaling of the gate stack has been a key to enhancing the performance,” Mater. Today, Vol. 9, no. 6, pp. 32–40, 2006. doi: https://doi.org/10.1016/S1369-7021(06)71541-3
- N. Fasarakis, et al., “Compact modeling of nanoscale trapezoidal finFETs,” IEEE Trans. Electron Devices, Vol. 61, no. 2, pp. 324–332, 2014. doi: https://doi.org/10.1109/TED.2013.2284503
- B. D. Gaynor, and S. Hassoun, “Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design,” IEEE Trans. Electron Devices, Vol. 61, no. 8, pp. 2738–2744, 2014. doi: https://doi.org/10.1109/TED.2014.2331190
- N. Fasarakis, D. H. Tassis, A. Tsormpatzoglou, K. Papathanasiou, and C. A. Dimitriadis, “Compact modeling of nano-scale trapezoidal cross-sectional FinFETs,” Ieee, 13–16, 2013.
- W. K. Yeh, et al., “The observation of width quantization impact on device performance and reliability for high-k/metal tri-gate FinFET,” IEEE Trans. Device Mater. Reliab., Vol. 16, no. 4, pp. 610–616, 2016. doi: https://doi.org/10.1109/TDMR.2016.2612703
- J. W. Han, H. Y. Wong, D. Il Moon, N. Braga, and M. Meyyappan, “Stringer gate FinFET on bulk substrate,” IEEE Trans. Electron Devices, Vol. 63, no. 9, pp. 3432–3438, 2016. doi: https://doi.org/10.1109/TED.2016.2586607
- C. Combs, and M. Nichols, “Introduction to micro/nano fabrication,” Life Sci., Vol. 91, no. 23–24, pp. 1140, 2012. doi: https://doi.org/10.1016/j.lfs.2012.10.005
- B. D. Gates, Q. Xu, M. Stewart, D. Ryan, C. G. Willson, and G. M. Whitesides, “New approaches to nanofabrication: molding, printing, and other techniques,” Chem. Rev., Vol. 105, no. 4, pp. 1171–1196, 2005. doi: https://doi.org/10.1021/cr030076o
- Cogenda, “Genius Semiconductor Device Simulator Version 1.9.0 Reference Manual,” Available: https://www.cogenda.com/article/downloadhttps://www.cogenda.com/article/download.
- J. Song, B. Yu, Y. Yuan, and Y. Taur. “A review on compact modeling of multiple-gate MOSFETs,” in IEEE Transactions on Circuits and Systems I: Regular Papers, 2009.
- Y. C. Eng, et al., “A new figure of merit, Δ VDIBLSS/(Id,sat/isdleak), to characterize short-channel performance of a bulk-Si n-channel FinFET device,” IEEE J. Electron Devices Soc., Vol. 5, no. 1, pp. 18–22, 2017. doi: https://doi.org/10.1109/JEDS.2016.2626464
- T. Jae, and K. Liu, “Finfet history, fundamentals and future impact of Moore’ s law,” VLSI Short Course, Vol. 3, pp. 23, 2012.
- S. K. Mohapatra, K. P. Pradhan, P. K. Sahu, and M. R. Kumar, “The performance measure of GS-DG MOSFET: An impact of metal gate work function,” Adv. Nat. Sci. Nanosci. Nanotechnol., Vol. 5, no. 2, pp. 025002, 2014. doi: https://doi.org/10.1088/2043-6262/5/2/025002
- K. L. Lee, R. Y. He, H. W. Huang, C. C. Yeh, I. H. Li, and O. Cheng, “A study of fin width effect on the performance of FinFET,” Proc. Int. Symp. Phys. Fail. Anal. Integr. Circuits, Vol. 2015, no. 18, pp. 503–504, 2015.