Optimization of Dual-K Gate Dielectric and Dual Gate Heterojunction SOI FinFET at 14 nm Gate Length

References

• P. K. Bondyopadhyay, “Moore’s law governs the silicon revolution,” Proc. IEEE, Vol. 86, no. 1, pp. 78–81, Jan. 1998. doi: https://doi.org/10.1109/5.658761
   Google Scholar
• K. Roy, S. Mukhopadhyay, and H. M. Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, Vol. 91, no. 2, pp. 305–27, Feb. 2003. doi: https://doi.org/10.1109/JPROC.2002.808156
   Web of Science ®Google Scholar
• D. Hisamoto, W. C. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T. J. King, J. Bokor and C. Hu, “A folded-channel MOSFET for deep-sub-tenth micron era,” International Electron Devices Meeting, San Francisco, 1998, pp. 1032–4.
   Google Scholar
• J. P. Colinge. FinFETs and other Multi-gate transistors. New York: Springer, 2008. ch. 1.
   Google Scholar
• B. Swahn and S. Hassoun, “Gate sizing: finFETs vs 32 nm bulk MOSFETs,” 43rd IEEE Design Automation Conference, San Francisco, 2006, pp. 528–531.
   Google Scholar
• S. Dutta, S. Mittal, S. Lodha, J. Schulze and U. Ganguly, “A bulk planar SiGe quantum-well based ZRAM with low Vt variability,” IEEE International Memory Workshop, Monterey, 2015, pp. 1–4.
   Google Scholar
• R. V. Joshi, R. Q. Williams, E. Nowak, K. Kim, J. Beintner, T. Ludwig, I. Aller and C. Chuang, “FinFET SRAM for high-performance low-power applications,” Proceedings of the 30th European Solid-State Circuits Conference, Belgium, 2004, pp. 69–72.
   Google Scholar
• A. Gill, C. Madhu and P. Kaur, “Investigation of short channel effects in Bulk MOSFET and SOI FinFET at 20 nm node technology,” Annual IEEE India Conference, New Delhi, 2015, pp. 1–4.
   Google Scholar
• N. Paydavosi, S. Venugopalan, Y. S. Chauhan, J. P. Duarte, S. Jandhyala, A. M. Niknejad, and C. C. Hu, “BSIM-SPICE models enable FinFET and UTB IC designs,” IEEE. Access., Vol. 1, pp. 201–215, May 2013. doi: https://doi.org/10.1109/ACCESS.2013.2260816
   Google Scholar
• A. Gaurav, S. S. Gill and N. Kaur, “Performance analysis of rectangular and trapezoidal TG bulk FinFETs for 20 nm gate length,” Annual IEEE India Conference, New Delhi, 2015, pp. 1–5.
   Google Scholar
• N. Kaur, M. Rattan and S. S. Gill, “Impact of gate oxide thickness and aspect ratio of fin height and fin width on nanoscale tapered FinFETs,” IEEE international Conference on Recent Trends in Electronics, Information & Communication Technology, Bangalore, 2016, pp. 1787–1791.
   Google Scholar
• S. Shukla, S. S. Gill, N. Kaur, H. S. Jatana, and V. Nehru, “Comparative simulation analysis of process parameter variations in 20 nm triangular FinFET,” Act. Passiv. Electron. Compon, Vol. 2017, pp. 1–8, Mar. 2017. doi: https://doi.org/10.1155/2017/5947819
   Google Scholar
• A. Pal, and A. Sarkar, “Analytical study of dual material surrounding gate MOSFET to suppress short-channel effects (SCEs),” Eng. Sci. Technol., Vol. 17, no. 4, pp. 205–12, Dec. 2014.
   Google Scholar
• V. Narendar, and R. A. Mishra, “Analytical modeling and simulation of multigate FinFET devices and the impact of high-K dielectrics on short channel effects (SCEs),” Superlattices Microstruct., Vol. 85, pp. 357–69, Sep. 2015. doi: https://doi.org/10.1016/j.spmi.2015.06.004
   Web of Science ®Google Scholar
• R. Ramesh, M. Madheswaran, and K. Kannan, “Influence of gate engineering on the optical characteristics of a double gate FinFET,” Optik. (Stuttg), Vol. 125, no. 117, pp. 4916–23, Sep. 2014. doi: https://doi.org/10.1016/j.ijleo.2014.04.029
   Google Scholar
• Y. Hong, Y. Guo, H. Yang, J. Yao, J. Zhang and X. Ji, “A novel Bulk-FinFET with dual-material gate,” 12th IEEE International Conference on Solid-State and Integrated Circuit Technology, Guilin, 2014, pp. 1–3.
   Google Scholar
• A. Nandi, A. K. Saxena, and S. Dasgupta, “Impact of dual-k spacer on analog performance of underlap FinFET,” Microelectron. J., Vol. 43, no. 11, pp. 883–7, Nov. 2012. doi: https://doi.org/10.1016/j.mejo.2012.06.001
   Google Scholar
• R. Das, R. Goswami, and S. Baishya, “Tri-gate heterojunction SOI Ge-FinFETs,” Superlattices Microstruct., Vol. 91, pp. 51–61, Mar. 2016. doi: https://doi.org/10.1016/j.spmi.2015.12.039
   Google Scholar
• R. Das and S. Baishya, “Analysis of electrical parameters of Ge/Si heterojunction GeOI FinFETs,” Proceedings 6th international Conference on Advances in computing and Communications, Cochin, 2016, pp. 132–8.
   Google Scholar
• M. S. Alam, A. Kranti, and G. A. Armstrong, “An efficient neural network approach for nanoscale FinFET modelling and circuit simulation,” Int. J. Numer. Model., Vol. 22, no. 5, pp. 379–93, Apr. 2009. doi: https://doi.org/10.1002/jnm.715
   Google Scholar
• M. Rattan, M. S. Patterh and B. S. Sohi, “Synthesis of aperiodic linear antenna arrays using genetic algorithm,” 19th international Conference on Applied Electromagnetics and Communications, Dubrovnik, 2007, pp. 1–4.
   Google Scholar
• B. S. Dhaliwal and S. S. Pattnaik, “Feed point optimization of fractal antenna using GRNN-GA hybrid algorithm,” Proceedings of the Second International Conference on Soft Computing for Problem Solving, Jaipur, 2012, pp. 25–30.
   Google Scholar
• T. Bendib, F. Djeffal, and M. Meguellati, “An optimized junctionless GAA MOSFET design based on multi-objective computation for high-performance ultra-low power devices,” J. Semicond, Vol. 35, pp. 1–6, Jul. 2014.
   Google Scholar
• J. Ouyang and Yuanxie, “Power optimization for FinFET-based circuits using genetic algorithms,” IEEE International SOC Conference, Newport Beach, 2008, pp. 211–14.
   Google Scholar
• T. Bendib, and F. Djeffal, “Electrical performance optimization of nanoscale double-gate MOSFETs using multiobjective Genetic algorithms,” IEEE Trans. Electron Devices, Vol. 58, no. 11, pp. 3743–50, Nov. 2011. doi: https://doi.org/10.1109/TED.2011.2163820
   Google Scholar
• A. Gaurav, S. S. Gill, N. Kaur and M. Rattan, “Density gradient quantum corrections based performance optimization of triangular TG Bulk FinFETs using ANN and GA,” 20th international Symposium on VLSI design and test, Guwahati, 2016, pp. 1–5.
   Google Scholar
• T. Bendib, F. Djeffal, T. Bentrcia, D. Arar and N. Lakhdar, “Multi-Objective genetic algorithms based approach to optimize the small signal parameters of gate stack double gate MOSFET,” Proceedings of the World Congress on Engineering, London, 2012, pp. 1–3.
   Google Scholar
• G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E. C. C. Kan, “FinFET design considerations based on 3-D simulation and analytical modeling,” IEEE Trans. Electron Devices, Vol. 49, no. 8, pp. 1411–1419, Aug. 2002. doi: https://doi.org/10.1109/TED.2002.801263
   Web of Science ®Google Scholar
• Genius User Guide. Singapore: Cogenda, 2009.
   Google Scholar
• A. J. Garcia-Loureiro, N. Seoane, M. Aldegunde, R. Valin, A. Asenov, A. Martinez, and K. Kalna, “Implementation of the density gradient quantum corrections for 3-D simulations of multigate nanoscaled transistors,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 30, no. 6, pp. 841–51, June 2011. doi: https://doi.org/10.1109/TCAD.2011.2107990
   Google Scholar
• S. N. Sivanandam, and S. N. Deepa. Principles of soft computing. New Delhi: Wiley, 2013. ch. 2.
   Google Scholar
• X. S. Yang. Nature inspired optimization algorithms. Oxford: Elsevier, 2014. ch. 5.
   Google Scholar
• A. E. Sakhi, and M. Chowdhury, “Analysis of device capacitance and subthreshold behavior of Tri-gate SOI FinFET,” Microelectron. J., Vol. 62, pp. 30–7, Apr. 2017. doi: https://doi.org/10.1016/j.mejo.2017.02.005
   Google Scholar