A Novel Slice-Based High-Performance ALU Design Using Prospective Single Electron Transistor

References

• K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W.-k. Shih, S. Sivakumar, G. Taylor, P. VanDerVoorn, and K. Zawadzki, “Managing process variation in Intel's 45 nm CMOS technology,” Intel. Technol. J., Vol. 12, no. 2, pp. 93–109, 2008.
   Google Scholar
• W. Krautschneider, A. Kohlhase, and H. Terletzki, “Scaling down and reliability problems of gigabit CMOS circuits,” Microelectron. Reliability, Vol. 37, no. 1, pp. 19–37, 1997. doi: 10.1016/0026-2714(96)00236-3
   Web of Science ®Google Scholar
• K. K. Likharev, “Single-electron devices and their applications,” Proc. IEEE, Vol. 87, no. 4, pp. 606–632, 1999. doi: 10.1109/5.752518
   Web of Science ®Google Scholar
• R. Parekh, A. Beaumont, J. Beauvais, and D. Drouin, “Simulation and design methodology for hybrid SET-CMOS integrated logic at 22-nm room-temperature operation,” IEEE Trans. Electron. Devices, Vol. 59, no. 4, pp. 918–923, 2012. doi: 10.1109/TED.2012.2183374
   Web of Science ®Google Scholar
• M. A. Bounouar, A. Beaumont, K. El Hajjam, F. Calmon, and D. Drouin, “Room temperature double gate single electron transistor based standard cell library,” in 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), IEEE, 2012, pp. 146–151.
   Google Scholar
• C. Jia, H. Chaohong, S. D. Cotofana, and J. Jianfei, “SPICE implementation of a compact single electron tunneling transistor model,” in 4th IEEE Conference on Nanotechnology, 2004, Aug 2004, pp. 392–395.
   Google Scholar
• Y. Ono, Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara, and K. Murase, “Si complementary single-electron inverter with voltage gain,” Appl. Phys. Lett., Vol. 76, no. 21, pp. 3121–3123, 2000. doi: 10.1063/1.126543
   Web of Science ®Google Scholar
• A. P. Malvino and J. A. Brown, Digital Computer Electronics. New Delhi: Gregg Division, McGraw-Hill, 1993.
   Google Scholar
• A. K. Maini, Digital Electronics: Principles, Devices and Applications. Chippenham: John Wiley & Sons, 2007.
   Google Scholar
• H. Dave, “Arithmetic unit for a small digital computer,” IETE J. Res., Vol. 17, no. 5, pp. 152–157, 1971. doi: 10.1080/03772063.1971.11486767
   Google Scholar
• N. K. Kabra and Z. M. Patel, “Low-power and high-speed configurable arithmetic and logic unit,” in Innovations in Electronics and Communication Engineering, Springer, 2019, pp. 355–363.
   Google Scholar
• A. Medina-Santiago, M. A. Reyes-Barranca, I. Algredo-Badillo, A. M. Cruz, K. A. R. Gutiérrez, and A. E. Cortés-Barrón, “Reconfigurable arithmetic logic unit designed with threshold logic gates,” IET Circuits Devices Syst., Vol. 13, no. 1, pp. 21–30, 2018. doi: 10.1049/iet-cds.2018.0046
   Web of Science ®Google Scholar
• S. Gargave, Y. Agrawal, and R. Parekh, “Single-precision floating point matrix multiplier using low-power arithmetic circuits,” in Advances in Power Systems and Energy Management, Springer, 2018, pp. 683–691.
   Google Scholar
• N. Shylashree, B. Venkatesh, T. Saurab, T. Srinivasan, and V. Nath, “Design and analysis of high-speed 8-bit ALU using 18 nm FinFET technology,” Microsyst. Technol., Vol. 25, no. 6, pp. 1–11, 2018.
   Web of Science ®Google Scholar
• S. Shrivastava, “A high speed parallel binary arithmetic unit for demonstration,” IETE J. Res., Vol. 14, no. 5, pp. 213–219, 1968. doi: 10.1080/03772063.1968.11485618
   Google Scholar
• K. Shirriff, “Inside the ALU of the 8085 microprocessor.” 2019. Available: http://www.righto.com/2013/01/inside-alu-of-8085-microprocessor.html
   Google Scholar
• B. Jana, A. Jana, S. Basak, J. K. Sing, and S. K. Sarkar, “Design and performance analysis of reversible logic based ALU using hybrid single electron transistor,” in 2014 Recent Advances in Engineering and Computational Sciences (RAECS), IEEE, 2014, pp. 1–4.
   Google Scholar
• R. Joshi, R. Parekh, and Y. Agrawal, “Design and optimization of single electron transistor based 4-bit arithmetic and logic unit at room temperature operation,” in 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS), IEEE, 2017, pp. 34–39.
   Google Scholar
• S. Mahapatra, V. Vaish, C. Wasshuber, K. Banerjee, and A. M. Ionescu, “Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design,” IEEE Trans. Electron. Devices, Vol. 51, no. 11, pp. 1772–1782, 2004. doi: 10.1109/TED.2004.837369
   Web of Science ®Google Scholar
• C. Dubuc, J. Beauvais, and D. Drouin, “A nanodamascene process for advanced single-electron transistor fabrication,” IEEE Trans. Nanotechnol., Vol. 7, no. 1, pp. 68–73, 2008. doi: 10.1109/TNANO.2007.913430
   Web of Science ®Google Scholar
• R. Parekh, J. Beauvais, and D. Drouin, “SET logic driving capability and its enhancement in 3-D integrated SET-CMOS circuit,” Microelectron. J., Vol. 45, no. 8, pp. 1087–1092, 2014. doi: 10.1016/j.mejo.2014.05.020
   Web of Science ®Google Scholar
• N. R. Patel, Y. Agrawal, and R. Parekh, “Novel subthreshold modelling of advanced on-chip graphene interconnect using numerical method analysis,” IETE J. Res., pp. 1–10, 2018. doi:10.1080/03772063.2018.1528189.
   Google Scholar
• “International Technology Roadmap for Semiconductors.” 2011. Available: http://www.itrs2.net/
   Google Scholar