Novel Quaternary Quantum Reversible Half Adder and Full Adder Circuits

References

• R. Landauer, “Irreversibility and heat generation in the computation process,” IBM J. Res. Dev, Vol. 5, pp. 183–191, 1961. doi: 10.1147/rd.53.0183
   Web of Science ®Google Scholar
• C. Bennett, “Logical reversibility of computations,” IBM J. Res. Dev, Vol. 18, pp. 525–532, 1963.
   Google Scholar
• M. Haghparast, R. Wille, and A. T. Monfared, “Towards quantum reversible ternary coded decimal adder,” Quantum Inf. Process., Vol. 16, no. 11, pp. 284, 2017. doi: 10.1007/s11128-017-1735-3
   Web of Science ®Google Scholar
• S. B. Mandal, A. Chakrabarti, and S. Sur-Kolay, “A synthesis method for quaternary quantum logic circuits,” in Progress in VLSI design and Test. Springer Berlin Heidelberg, 2012, pp. 260–280. DOI:10.1007/978-3-642-31494-0_31.
   Google Scholar
• M. H. Khan, and M. A. Perkowski, “Quantum ternary parallel adder/subtractor with partially-look-ahead carry,” J. Syst. Archit., Vol. 53, no. 7, pp. 453–464, 2007. doi: 10.1016/j.sysarc.2007.01.007
   Web of Science ®Google Scholar
• M. Khan, and J. E. Rice. “Synthesis of reversible logic functions using ternary Max-Min algebra,” in 2016 IEEE international symposium on circuits and systems (ISCAS), May 2016, pp. 1664–1666.
   Google Scholar
• A. T. Monfared, and M. Haghparast, “Design of novel quantum/reversible ternary adder circuits,” Int. J. Electron. Lett, Vol. 5, no. 2, pp. 149–166, 2017. doi: 10.1080/21681724.2016.1138242
   Google Scholar
• V. G. Deibuk, and A. V. Biloshytskyi, “Design of a ternary reversible/quantum adder using a genetic algorithm,” Int. J. Inform Technol Comput Sci (IJITCS), Vol. 6, no. 9, pp. 38, 2016.
   Google Scholar
• N. J. Lisa, and H. M. H. Babu, “Design of a compact ternary parallel adder/subtractor circuit in quantum computing,” in 2016 IEEE international symposium on multiple-valued logic (ISMVL), May 2016, pp. 36–41.
   Google Scholar
• D. M. Miller, G.W. Dueck and D. Maslov. “ A synthesis method for MVL reversible logic [multiple value logic],” in Proceedings. 34th international symposium on multiple-valued logic, May 2004, pp. 64–80.
   Google Scholar
• H. G. Rangaraju, U. Venugopal, K. N. Muralidhara, and K. B. Raja. “Low power reversible parallel binary adder/subtractor.” arXiv preprint arXiv:1009.6218, 2010.
   Google Scholar
• M. M. Panahi, O. Hashemipour, and K. Navi, “A novel design of a multiplier using reversible ternary gates,” IETE. J. Res., 1–10, 2019. DOI:10.1080/03772063.2019.1567274.
   Google Scholar
• M. M. Panahi, O. Hashemipour, and K. Navi, “A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates,” Integration, Vol. 62, pp. 353–361, 2018. doi: 10.1016/j.vlsi.2018.04.014
   Web of Science ®Google Scholar
• T. Satoh, S. Nagayama, and R. Van Meter, “ A reversible ternary adder for quantum computation,” in Asian Conf. on quantum information Science (AQIS), Aug. 2006.
   Google Scholar
• M. H. Khan, H. Thapliyal, and E. Munoz-Coreas, “Automatic synthesis of quaternary quantum circuits,” J. Supercomput., Vol. 63, no. 5, pp. 1833–1859, 2017.
   Google Scholar
• M. H. Khan, “A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry,” J. Syst. Archit., Vol. 54, no. 12, pp. 1113–1121, 2008. doi: 10.1016/j.sysarc.2008.05.002
   Web of Science ®Google Scholar
• A. T. Monfared, M. Haghparast, and K. Datta, “Quaternary quantum/reversible half-adder, full-adder, Parallel adder and Parallel adder/subtractor circuits,” Int. J. Theor. Phys., Vol. 58, no. 7, pp. 2184–2199, 2019. doi: 10.1007/s10773-019-04108-5
   Web of Science ®Google Scholar
• M. H. A. Khan, and M. A. Perkowski, “GF(4) Based synthesis of quaternary reversible I quantum logic circuits”, Proc. of Int. Symp. MultipleValued Logic (ISMVL 2006), Oslo, Norway.
   Google Scholar
• M. H. A. Khan, “GOP-based ternary quantum logic synthesis,” In Proc. Optics and Photonics for Information Processing IV (SPIE Conference 6696), San Diego, CA, USA, Aug. 2012.
   Google Scholar
• M. Haghparast, and A. T. Monfared, “Designing novel quaternary quantum reversible Subtractor circuits,” Int. J. Theor. Phys., Vol. 57, no. 1, pp. 226–237, 2018. doi: 10.1007/s10773-017-3556-7
   Web of Science ®Google Scholar
• A. Muthukrishnan, and C. R. Stroud, “Multivalued logic gates for quantum computation,” Phys. Rev. A, Vol. 62, no. 5, p. 052409, 2000. doi: 10.1103/PhysRevA.62.052309
   Web of Science ®Google Scholar