Test Pattern Generator for MV-Based QCA Combinational Circuit Targeting MMC Fault Models

References

• P. S. Peercy, “The drive to miniaturization,” Nature, Vol. 406, pp. 1023–26, 2000. doi: 10.1038/35023223
   PubMed Web of Science ®Google Scholar
• J. D. Meindl, “Beyond Moore’s law: the interconnect era,” Comp. Sci. Eng, Vol. 5, pp. 20–4, 2003. doi: 10.1109/MCISE.2003.1166548
   Web of Science ®Google Scholar
• International Technology Roadmap for Semiconductor Available: http://www.itrs.net/Links/2013ITRS/Home2013.htm
   Google Scholar
• K. Likharev, “Single electron devices and their applications,” IEEE, Vol. 87, no. 4, pp. 606–32, 1999. doi: 10.1109/5.752518
   Web of Science ®Google Scholar
• K. Chen, K. Maezawa, and M. Yamamoto, “Inp-based high-performance monostable-bistable transition logic elements (MOBILE’s) using integrated multiple input resonant-tunneling devices,” IEEE Electron Device Lett., Vol. 17, no. 3, pp. 127–29, 1996. doi: 10.1109/55.485189
   Web of Science ®Google Scholar
• C. S. Lent, P. Douglas Tougaw, W. Porod, and G. H. Bernstein, “Quantum cellular automata,” Nanotechnology, Vol. 4, no. 1, pp. 49–57, 1993. doi: 10.1088/0957-4484/4/1/004
   Google Scholar
• P. D. Tougaw, and C. S. Lent, “Logical devices implemented using quantum cellular automata,” J. Appl. Phys., Vol. 75, no. 3, pp. 1818–25, 1994. doi: 10.1063/1.356375
   Web of Science ®Google Scholar
• M. Momenzadeh, M. Ottavi, and F. Lombardi. “Modeling QCA defects at molecular-level in combinational circuits,” in Proc. 20th IEEE DFT, pp. 208–16, 2005. Available: https://ieeexplore.ieee.org/abstract/document/1544519.
   Google Scholar
• V. Dhare, and U. Mehta, “Multiple missing cell defect modeling for QCA devices,” Journal of Electronic Testing, JETTA, Vol. 34, no. 6, pp. 623–41, 2018. doi: 10.1007/s10836-018-5766-1
   Web of Science ®Google Scholar
• F. Karim, K. Walus, and A. Ivanov. “Testing of combinational majority and minority logic networks,” in Proc. Mixed-Signals, Sensors, and Systems Test Workshop, pp. 1–6, 2008. Available: https://ieeexplore.ieee.org/abstract/document/4581630.
   Google Scholar
• P. Gupta, N. K. Jha, and L. Lingappan, “A test generation framework for quantum cellular automata circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 15, no. 1, pp. 24–36, 2007. doi: 10.1109/TVLSI.2007.891081
   Web of Science ®Google Scholar
• V. Dhare, and U. Mehta. “Development of controllability observability aided combinational ATPG with fault reduction,” in Proc. Recent Trends in Networks and Communications, Springer, pp. 682–92, 2010. Available: https://link.springer.com/chapter/10.1007/978-3-642-14493-6_69.
   Google Scholar
• C. S. Lent, P. D. Taugaw, and W. Porod. “Quantum cellular automata: The physics of computing with arrays of quantum dot molecules,” in Proc. workshop on physics and computing, pp. 5–13, 1994. Available: https://ieeexplore.ieee.org/abstract/document/363705.
   Google Scholar
• C. S. Lent, and P. D. Taugaw, “Lines of interacting quantum-dot cells: A Binary wire,” J. Appl. Phys., Vol. 74, pp. 6227–33, 1993. doi: 10.1063/1.355196
   Web of Science ®Google Scholar
• W. Porod, C. S. Lent, G. H. Bernstein, A. O. Orlov, I. Amlani, G. L. Snider, and J. L. Merz, “Quantum-dot cellular automata: computing with coupled quantum dots,” Int. J. Electron., Vol. 86, no. 5, pp. 549–90, 1999. doi: 10.1080/002072199133265
   Web of Science ®Google Scholar
• C. S. Lent, and G. L. Snider. “The development of quantum-dot cellular automata,” in Proc. Field Coupled Nanocomputing, LNCS, Springer, pp. 3–20, 2014. Available: https://link.springer.com/chapter/10.1007/978-3-662-43722-3_1.
   Google Scholar
• V. Dhare, and U. Mehta. “Defect characterization and testing of QCA devices and circuits: A survey,” in Proc. 19th International symposium on VLSI Design and Test, pp. 1–2, June 2015. Available: https://ieeexplore.ieee.org/abstract/document/7208060.
   Google Scholar
• M. Usha, and V. Dhare. “Quantum-dot Cellular Automata (QCA): A Survey,” arXiv preprint arXiv:1711.08153 (2017).
   Google Scholar
• T. J. Dysart, and P. M. Kogge, “Strategy and prototype tool for doing fault modeling in a nano-technology,” In Nanotechnology, IEEE-NANO, Vol. 1, pp. 356–59, 2003. doi: 10.1109/NANO.2003.1231791
   Google Scholar
• M. B. Tahoori, M. Momenzadeh, J. Huang, and F. Lombardi. “Defects and faults in quantum cellular automata at nano scale,” in Proc. 22nd IEEE VLSI Test Symposium, pp. 291–96, 2004. Available: https://ieeexplore.ieee.org/abstract/document/1299255.
   Google Scholar
• M. Tahoori, M. Momenzadeh, J. Huang, and F. Lombardi, “Testing of quantum cellular automata,” IEEE Trans. on Nanotechnology, Vol. 3, no. 4, pp. 432–42, 2004. doi: 10.1109/TNANO.2004.834169
   Web of Science ®Google Scholar
• X. K. Yang, L. Cai, S. Z. Wang, Z. Wang, and C. W. Feng, “Reliability and performance evaluation of QCA devices with rotation cell defect,” IEEE Trans. Nanotechnol., Vol. 11, no. 5, pp. 1009–18, 2012. doi: 10.1109/TNANO.2012.2211613
   Web of Science ®Google Scholar
• K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “Qcadesigner: a rapid design and simulation tool for quantum-dot cellular automata,” IEEE Trans. On Nanotechnology, Vol. 3, no. 1, pp. 26–31, 2004. doi: 10.1109/TNANO.2003.820815
   Web of Science ®Google Scholar
• V. Dhare, and U. Mehta. “Test pattern generator for majority voter based QCA combinational circuits trageting MMC defect”, Presented at 24th IEEE European Test Symposium, ETS 2019, pp. 1–2, May 27–31, 2019, paper id 65. Available: https://ieeexplore.ieee.org/abstract/document/8791514.
   Google Scholar
• V. Dhare, and U. Mehta. “A simple synthesis method for combinational QCA circuits: QSynthesizer”, in Proc. 32nd International Conference on VLSI Design (VLSID), pp. 498–99, January 2019. Available: https://ieeexplore.ieee.org/abstract/document/8711123.
   Google Scholar
• R. Zhang, P. Gupta, and N. K. Jha. “Synthesis of majority and minority networks and its application to QCA, TPL, and SET based nanotechnologies”, in Proc. IEEE Conference on VLSI Design held jointly with International Conference on Embedded Systems Design, pp. 229–34, 2005. Available: https://ieeexplore.ieee.org/abstract/document/1383281.
   Google Scholar