Superior Transient Response to Heavy-Ion Irradiation by N-Channel SOI-iFinFETs

References

• A. Nackaerts, et al. “A 0.314/spl mu/m/sup 2/ 6T-SRAM cell build with tall triple-gate devices for 45 nm applications using 0.75NA 193 nm lithography,” IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004, San Francisco, CA, 2004, pp. 269–72.
   Google Scholar
• K. G. Anil, et al. “CMP-less integration of fully Ni-silicided metal gates in FinFETs by simultaneous silicidation of the source, drain, and the gate using a novel dual hard mask approach,” Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005, Kyoto, Japan, 2005, pp. 198–9.
   Google Scholar
• S. Natarajan, et al. “A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2SRAM cell size,” 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 3.7.1–3.7.3.
   Google Scholar
• C. Dupre, et al. “15nm-diameter 3D stacked nanowires with independent gates operation: ΦFET,” 2008 IEEE International Electron Devices Meeting, San Francisco, CA, 2008, pp. 1–4.
   Google Scholar
• P. Zheng, D. Connelly, F. Ding, and T. K. Liu, “FinFET Evolution toward stacked-nanowire FET for CMOS technology scaling,” IEEE Trans. Electron Devices, Vol. 62, no. 12, pp. 3945–50, Dec. 2015. doi: 10.1109/TED.2015.2487367
   Web of Science ®Google Scholar
• D. Connelly, P. Zheng, and T. K. Liu, “Channel Stress and Ballistic Performance Advantages of Gate-All-Around FETs and Inserted-Oxide FinFETs,” IEEE Transactions on Nanotechnology, Vol. 16, no. 2, pp. 209–216, Mar. 2017. doi: 10.1109/TNANO.2017.2653099
   Web of Science ®Google Scholar
• P. Nsengiyumva, et al., “A comparison of the SEU response of planar and FinFET D Flip-Flops at advanced technology nodes,” IEEE Trans. Nucl. Sci., Vol. 63, no. 1, pp. 266–72, Feb. 2016. doi: 10.1109/TNS.2015.2508981
   Web of Science ®Google Scholar
• H. Zhang, et al., “Angular effects of heavy-Ion strikes on single-event Upset response of Flip-Flop Designs in 16-nm bulk FinFET technology,” IEEE Trans. Nucl. Sci., Vol. 64, no. 1, pp. 491–496, Jan. 2017. doi: 10.1109/TNS.2016.2637876
   Web of Science ®Google Scholar
• K. Castellani-Couli, D. Munteanu, J. L. Autran, V. Ferlet-Cavrois, P. Paillet, and J. Baggio, “Analysis of 45-nm multi-gate Transistors Behavior under heavy Ion irradiation by 3-D device simulation,” IEEE Trans. Nucl. Sci., Vol. 53, no. 6, pp. 3265–70, Dec. 2006. doi: 10.1109/TNS.2006.886205
   Web of Science ®Google Scholar
• J. Song, et al., “Fin width and Bias Dependence of the response of Triple-gate MOSFETs to total dose irradiation,” IEEE Trans. Nucl. Sci., Vol. 58, no. 6, pp. 2871–75, Dec. 2011. doi: 10.1109/TNS.2011.2168977
   Web of Science ®Google Scholar
• N. Kamal, M. Panchore, and J. Singh, “3-D simulation of junction- and doping-Free field-effect transistor under heavy Ion irradiation,” IEEE Trans. Device Mater. Reliab., Vol. 18, no. 2, pp. 173–9, June 2018. doi: 10.1109/TDMR.2018.2811493
   Web of Science ®Google Scholar
• D. Munteanu, and J. L. Autran, “Simulation Analysis of Bipolar amplification in independent-gate FinFET and multi-channel NWFET Submitted to heavy-Ion irradiation,” IEEE Trans. Nucl. Sci., Vol. 59, no. 6, pp. 3249–57, Dec. 2012. doi: 10.1109/TNS.2012.2221740
   Web of Science ®Google Scholar
• N. M. Atkinson, et al., “Effect of transistor density and charge Sharing on single-event Transients in 90-nm bulk CMOS,” IEEE Trans. Nucl. Sci., Vol. 58, no. 6, pp. 2578–84, Dec. 2011. doi: 10.1109/TNS.2011.2168425
   Web of Science ®Google Scholar
• Sentaurus Device User Guide. Synopsys, Mountain View, CA, 2013.
   Google Scholar
• V. Ferlet-Cavrois, et al., “Charge enhancement effect in NMOS bulk transistors induced by heavy ion irradiation-comparison with SOI,” IEEE Trans. Nucl. Sci., Vol. 51, no. 6, pp. 3255–62, Dec. 2004. doi: 10.1109/TNS.2004.839167
   Web of Science ®Google Scholar
• I. Jain, A. Gupta, T. B. Hook, and A. Dixit, “Modeling of effective Thermal Resistance in Sub-14-nm stacked nanowire and FinFETs,” IEEE Trans. Electron Devices, Vol. 65, no. 10, pp. 4238–44, Oct. 2018. doi: 10.1109/TED.2018.2863730
   Web of Science ®Google Scholar
• A. K. Bansal, I. Jain, T. B. Hook, and A. Dixit, “Series Resistance Reduction in stacked nanowire FETs for 7-nm CMOS technology,” IEEE J. Electron Devices Soc., Vol. 4, no. 5, pp. 266–72, Sept. 2016. doi: 10.1109/JEDS.2016.2592183
   Web of Science ®Google Scholar
• R. Singh, A. Gupta, C. Gupta, A. K. Bansal, T. B. Hook, and A. Dixit, “Analytical modeling of Parasitic capacitance in inserted-oxide FinFETs,” IEEE Trans. Electron Devices, Vol. 64, no. 12, pp. 5274–8, Dec. 2017. doi: 10.1109/TED.2017.2761984
   Web of Science ®Google Scholar
• ITRS Roadmap. 2015. [Online]. Available: http://www.itrs2.net/itrsreports.html.
   Google Scholar