Design and Implementation of Robust Low Power ECG Pre-processing Module

References

• J. Xiang, Y. Dong, X. Xue, and H. Xiong, “Electronics of a wearable ECG with level crossing sampling and human body communication,” IEEE Trans. Biomed. Circuits Syst., Vol. 13, pp. 68–79, 2019.
   PubMed Web of Science ®Google Scholar
• K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
   Google Scholar
• K. Tripathi, P. Narkhede, R. Kottath, V. Kumar, and S. Poddar, “Design considerations of orientation estimation system,” IEEE Conference on Wireless Networks and Embedded Systems, Chitkara University, Rajpura, 2016, pp. 1–6.
   Google Scholar
• F. F. Daitx, V. S. Rosa, E. Costa, P. Flores, and S. Bampi, “VHDL generation of optimized FIR filters,” 2nd International Conference on Signals, Circuits and Systems, Tunisia, 2008, pp. 1–5.
   Google Scholar
• A. A. H. Ab-Rahman, I. Kamisian, and A. Z. Shaameri, “ASIC modeling and simulation of adaptive FIR filter,” Proceedings of International Conference on Electronic Design, Penang, 2008, pp. 1–4.
   Google Scholar
• A. H. A. Razak, M. I. Abu Zaharin, and N. Z. Haron, “Implementing digital finite impulse response filter using FPGA”, Proceedings of Asia-Pacific Conference on Applied Electromagnetic, Melaka, 2007, Vol. 12, pp. 1–5.
   Google Scholar
• P. K. Meher, S. Chandrasekaran, and A. Amira, “FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,” IEEE Trans. Signal Processing, Vol. 56, no. 7, pp. 3009–17, 2008. doi: 10.1109/TSP.2007.914926
   Web of Science ®Google Scholar
• S. B. Jadhav and N. N. Mane, “A novel high speed FPGA architecture for FIR filter design,” Int. J. Reconfig. Embedded Syst., Vol. 1, no. 1, pp. 1–10, 2012. ISSN: 2089-4864.
   Google Scholar
• F. Nekoei, Y. S. Kavian, and O. Strobel, “Some schemes of realization digital FIR filters on FPGA for communication applications,” 20th International Crimean Conference on Microwave & Telecommunication Technology, Sep. 13–17, Sevastopol, 2010.
   Google Scholar
• J. Talmon, J. Kors, and J. Van Bemmel, “Adaptive Gaussian filtering in routine ECG/VCG analysis,” IEEE Trans. Acoust. Speech Signal Process, Vol. 34, pp. 527–34, 1986. doi: 10.1109/TASSP.1986.1164864
   Google Scholar
• P. C. Bhaskar and M. Uplane, “High frequency electromyogram noise removal from electrocardiogram using FIR low pass filter based on FPGA,” Procedia Technol., Vol. 25, pp. 497–504, 2016. doi: 10.1016/j.protcy.2016.08.137
   Google Scholar
• K. Tripathi, H. Soha, and S. Jain. “Interpretation of cardio vascular diseases using electrocardiogram: A study,” 2018 Fifth International Conference on Parallel, Distributed and Grid Computing (PDGC), Solan Himachal Pradesh, 2018, pp. 159.
   Google Scholar
• E. Laciar and R. Jane, “An improved weighted signal averaging method for high-resolution ECG signals,” Comput. Cardiol., Vol. 28, pp. 69–72, 2001. (Cat. No. 01CH37287).
   Google Scholar
• K. Tripathi, H. Sohal, and S. Jain, “Comparative analysis of heart rate variability parameters for arrhythmia and atrial fibrillation using ANOVA,” Biomedical Pharmacol. J., Vol. 11, pp. 1841–9, 2018. doi: 10.13005/bpj/1556
   Google Scholar
• P. C. Bhaskar and M. Uplane, “FPGA based notch filter to remove PLI noise from ECG,” Int. J. Recent Innov. Trends Comput. Commun., Vol. 3, pp. 2246–50, 2015. doi: 10.17762/ijritcc2321-8169.1504105
   Google Scholar
• K. Tripathi, H. Sohal, and S. Jain, “FPGA implementation of power-efficient ECG pre-processing block,” Int. J. Recent Technol. Eng., Vol. 8, pp. 2277–3878, 2019.
   Google Scholar
• V. M. Poučki, A. Žemva, M. D. Lutovac, and T. Karčnik, “Elliptic IIR filter sharpening implemented on FPGA,” Digit. Signal. Process., Vol. 20, pp. 13–22, 2010. doi: 10.1016/j.dsp.2009.04.012
   Web of Science ®Google Scholar
• S. Roy, L. Srivani, D. T. Murthy, and A. E. R. Board, “Digital filter design using FPGA,” Int. J. Eng. Innovat. Technol., Vol. 5, no. 4, pp. 78–82, 2015.
   Google Scholar
• S. Al-Khammasi, K. A. Aboalayon, M. Daneshzand, M. Faezipour, and M. Faezipour, “Hardware-based FIR filter implementations for ECG signal denoising: A monitoring framework from industrial electronics perspective,” 2016 Annual Connecticut Conference on Industrial Electronics, Technology & Automation (CT-IETA), 2016, pp. 1–6.
   Google Scholar
• C. Venkatesan, P. Karthigaikumar, and R. Varatharajan, “FPGA implementation of modified error normalized LMS adaptive filter for ECG noise removal,” Cluster. Comput., Vol. 22, no. 5, pp. 1–9, 2018.
   Google Scholar
• B. Singh, and R. Mehra. “Reconfigurable FIR filter for denoising of ECG signal,” 2016 IEEE 7th Power India International Conference (PIICON), Bikaner (Rajasthan), 2016, pp. 1–6.
   Google Scholar
• M. G. Egila, M. A. El-Moursy, A. E. El-Hennawy, H. A. El-Simary, and A. Zaki, “FPGA-based electrocardiography (ECG) signal analysis system using least-square linear phase finite impulse response (FIR) filter,” J. Electr. Syst. Inf. Technol., Vol. 3, pp. 513–26, 2016. doi: 10.1016/j.jesit.2015.07.001
   Google Scholar