Patterned Ground Shield for Inductance Fine-tuning

REFERENCES

• C. P. Yue, and S. S. Wong, “On-chip spiral inductors with patterned ground shields for Si-based RF ICs,” IEEE J. Solid-State Circuits, Vol. 33, no. 5, pp. 743–52, May 1998. doi: 10.1109/4.668989
   Web of Science ®Google Scholar
• J. Chen, and J. J. Liou, “On-chip spiral inductors for RF applications: An overview,” J. Semicond. Tech. Sci., Vol. 4, no. 3, pp. 149–167, Sept 2004.
   Google Scholar
• J. N. Burghartz, and B. Rejaei, “On the design of RF spiral inductors on silicon,” IEEE Trans. Electron Devices, Vol. 50, no. 3, pp. 718–29, 2003. doi: 10.1109/TED.2003.810474
   Web of Science ®Google Scholar
• Y. E. Chen, D. Bien, D. Heo, and J. Laskar. “Q-Enhancement of Spiral Inductor with fl-Diffusion Patterned,” in 2001 IEEE MTT-S Digest, 2001, pp. 1289–92.
   Google Scholar
• C. P. Yue, and S. S. Wong. “Design strategy of on-chip inductors for highly integrated RF Systems,” in Proceedings of the 1999 Design Automation Conference (Cat. No. 99CH36361), 1999, pp. 982–87.
   Google Scholar
• S.-M. Yim, T. Chen, and K. O. Kenneth. “The effects of a ground shield on spiral inductors fabricated in a silicon bipolar technology,” in Proceedings of the 2000 BIPOLAR/BiCMOS Circuits Technology Meeting (Cat. No.00CH37124), Vol. 12, 2000, pp. 157–60.
   Google Scholar
• J. C. Nation. “Fabrication of chip-scale radio frequency inductors,” MSc Thesis, Massachusetts Institute of Technology, 2014.
   Google Scholar
• H. A. Aebischer, “Comparative study of the accuracy of analytical inductance formulae for square planar spiral inductors,” Adv. Electromagn., Vol. 7, no. 5, pp. 37–48, 2018. doi: 10.7716/aem.v7i5.862
   Web of Science ®Google Scholar
• S. Rasidah, M. H. S. Maisurah, E. F. Nazif, K. Norhapizin, and A. I. A. Rahim. “The design of ground shield spiral inductor using 0.13 µm CMOS technology for millimeter-wave radio over fiber applications,” in RSM 2015 – 2015 IEEE Regional Symposium On Micro & Nano Electronics Proceedings, 2015, pp. 3–6.
   Google Scholar
• K. Büyüktas, K. Koller, K.-H. Müller, and A. Geiselbrechtinger, “A new process for on-chip inductors with high Q-factor performance,” Int. J. Microw. Sci. Technol., Vol. 2010, pp. 1–9, 2010. doi: 10.1155/2010/517187
   Google Scholar
• X. Duo, L. Zheng, and H. Tenhunen, “Modeling and simulation of spiral inductors in wafer level packaged RF / wireless Chips,” Analog Integr. Circuits Signal Process., Vol. 34, pp. 39–47, 2003. doi: 10.1023/A:1020334300576
   Web of Science ®Google Scholar
• A. Gõni, J. del Pino, B. González, and A. Hernández, “An analytical model of electric substrate losses for planar spiral inductors on silicon,” IEEE Trans. Electron Devices, Vol. 54, no. 3, pp. 546–53, 2007. doi: 10.1109/TED.2006.890366
   Web of Science ®Google Scholar
• G. Haobijam, and R. P. Palathinkal. Design and analysis of spiral inductors. New Delhi: Springer, 2014.
   Google Scholar
• N. M. Noh, et al. “Monolithic On-Chip Fine Tune Spiral Inductor Device,” Malaysia Patent Application No. PI2016703051, 2016.
   Google Scholar
• N. S. Yusof, et al. “Electronic controlled CMOS inductor with patterned metal ground shields for fine inductance tuning application,” Indonesian Journal of Electrical Engineering and Computer Science, Vol. 14, no. 2, May 2019, pp. 937–48, ISSN:2502-4752, DOI:10.11591/ijeecs.v14.i2.pp937-948.
   Google Scholar
• P. Gunasegaran, J. Rajendran, and H. Ramiah, “A CMOS 180 nm class-AB power amplifier with intergrated phase linearizer for BLE 4.0 achieving 11.5 dB gain, 38.4% PAE and 20dBm OIP3,” in Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, pp. 61–4. DOI:10.1109/PRIMEASIA.2017.8280364.
   Google Scholar
• J. C. Rautio, J. D. Merrill, and M. J. Kobasa, “Efficient electromagnetic analysis of spiral inductor patterned ground shields,” in 2013 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems, COMCAS 2013, pp. 21–3. DOI:10.1109/COMCAS.2013.6685228.
   Google Scholar
• D. Imanishi, K. Okada, and A. Matsuzawa, “A 0.9–3.0 GHz fully integrated tunable CMOS power amplifier for multi-band transmitters,” in Proceedings of Technical Papers – 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009, (March), pp. 253–6. DOI:10.1109/ASSCC.2009.5357277.
   Google Scholar
• J. Y. Hong, D. Imanishi, K. Okada, and A. Matsuzawa. “A 6–10 GHz CMOS tunable power amplifier for reconfigurable RF transceivers,” 2010, (April), pp. 10–12. DOI:10.7567/ssdm.2010.g-1-2.
   Google Scholar
• E. M. Fall, F. Domingue, S. Fouladi, and R. R. Mansour. “Design of reconfigurable quad-band CMOS class AB power amplifier employing MEMS variable capacitors in 0.18 µm technology,” in CENICS 2011, The fourth international conference on advances in circuits, electronics and micro-electronics, Nice/Saint Laurent du Var, France, pp. 34–7.
   Google Scholar
• S. N. Ali, P. Agarwal, J. Baylon, & D. Heo, “Reconfigurable high efficiency power amplifier with tunable coupling coefficient based transformer for 5G applications,” in 2017 IEEE MTT-S international microwave symposium (IMS), 4–9 June 2017, Honololu, HI, USA, pp. 1177–80. DOI:10.1109/MWSYM.2017.8058811.
   Google Scholar