Electronically Tunable Grounded Capacitance Multiplier

References

• S. Pennisi, “CMOS multiplier for grounded capacitors,” Electron-Lett, Vol. 38, pp. 765–6, 2002. doi: 10.1049/el:20020517
   Web of Science ®Google Scholar
• J. Choi, J. Park, W. Kim, K. Lim, and J. Laskar, “High multiplication factor capacitor multiplier for an on-chip PLL loop filter,” Electron. Lett., Vol. 45, pp. 239–40, 2009. doi: 10.1049/el:20092874
   Web of Science ®Google Scholar
• G. Ferri. Low voltage low power CMOS front-ends for capacitive sensors,” 2nd IEEE CAS Region 8 Workshop on Analog and Mixed Design, Baveno, 12–13 Sept.1997.
   Google Scholar
• A. D’Amico, C. Di Natale, M. Mariucci, and G. Baccarani. “Active capacitance multiplication for sensor application,” Proceedings of Italian Conference of Sensors and Microsystems, Rome, pp. 371–7, 1997.
   Google Scholar
• G. Ferri, and S. Pennisi. “A 1.5V current-mode capacitance multiplier,” Proc. of the Tenth International Conference on Microelectronics, pp. 9–12, 1998.
   Google Scholar
• W. Jaikla, and M. Siripruchyanun. “An electronically controllable capacitance multiplier with temperature compensation,” Proceedings Inter. Symp. Communications and Information Technologies, pp. 356–9, 18–20 October 2006.
   Google Scholar
• H. Y. Darweesh, F. A. Farag, and Y. A. Khalaf. “New active capacitance multiplier for low cutoff frequency filter design,” International Conference on Microelectronics, pp. 29–31 Dec. 2007.
   Google Scholar
• I. A. Khan, and M. T. Ahmed, “OTA-based integrable voltage/current-controlled ideal C-multiplier,” Electron. Lett., Vol. 22, no. 7, pp. 365–6, 1986. doi: 10.1049/el:19860248
   Web of Science ®Google Scholar
• P. Silapan, C. Tanaphatsiri, and M. Siripruchyanun. “Current controlled CCTA based- novel grounded capacitance multiplier with temperature compensation,” IEEE Asia Pacific Conference Circuits and Systems, 2008.
   Google Scholar
• R. Arslanalp, and T. Yücehan. “Capacitance multiplier design by using CFOA,” International Symposium on Communications and Information Technologies, 2007.
   Google Scholar
• W. Germanovix, E. Bonizzoni, and F. Maloberti, “Capacitance super multiplier for Sub-Hertz low-pass integrated filters,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 65, no. 3, pp. 301–5, March 2018. doi: 10.1109/TCSII.2017.2691010
   Web of Science ®Google Scholar
• G. Di Cataldo, G. Ferri, and S. Pennisi, “Active capacitance multipliers using current conveyors,” Proceedings of the IEEE International Symposium Circuits and Systems (ISCAS), 1998.
   Google Scholar
• W. Petchakit, and S. Petchakit, “New floating capacitance multipliers,” Proc. 28th Electr. Eng. Conf. (EECON-28), Vol. 2, pp. 1233–6, 2005.
   Google Scholar
• M. Somdunyakanok, K. Angkeaw, and P. Prommee. “Floating-capacitance multiplier based on CCDDCCs and its Application,” IEEE Region 10 Conference (TENCON), 2011.
   Google Scholar
• M. T. Ahmed, I. A. Khan, and N. Minhaj, “Novel electronically tunable C multipliers,” Electron. Lett., Vol. 31, no. 1, pp. 9–11, 1995. doi: 10.1049/el:19950018
   Web of Science ®Google Scholar
• A. D. Marcellis, G. Ferri, and V. Stornelli. “NIC-based capacitance multipliers for low-frequency integrated active filter applications,” Research in Microelectronics and Electronics Conference; 2–5 July 2007; Bordeaux France. New York, NY, USA: IEEE. pp. 225–8.
   Google Scholar
• M. T. Abuelma’atti, and N. A. Tasadduq, “Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor,” Microelectron. J., Vol. 30, pp. 869–73, 1999. doi: 10.1016/S0026-2692(99)00025-7
   Web of Science ®Google Scholar
• P. V. A. Mohan, “Floating capacitance simulation using current conveyors,” J. Circuits Syst. Comput., Vol. 14, pp. 123–8, 2005. doi: 10.1142/S0218126605002209
   Web of Science ®Google Scholar
• S. Minaei, E. Yuce, and O. Cicekoglu, “A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter,” Analog Integr. Circuits Signal Process., Vol. 47, pp. 199–202, 2006. doi: 10.1007/s10470-006-4079-y
   Web of Science ®Google Scholar
• A. Lahiri, and M. Gupta, “Realization of grounded negative capacitance using CFOAs,” Circuits Syst. Signal Process., Vol. 30, pp. 143–55, 2011. doi: 10.1007/s00034-010-9215-3
   Web of Science ®Google Scholar
• E. Yuce, “On the implementation of the floating simulators employing a single active device,” Int. J. Electron. Commun. (AEU), Vol. 61, pp. 453–8, 2007. doi: 10.1016/j.aeue.2006.08.001
   Web of Science ®Google Scholar
• E. Yuce, S. Minaei, and O. Cicekoglu, “Reisistorless floating immittance function simulators employing current controlled conveyors and a grounded capacitor,” Electrical Eng., Vol. 88, pp. 519–25, 2006. doi: 10.1007/s00202-005-0311-5
   Web of Science ®Google Scholar
• M. Sagbas, U. E. Ayten, H. Sedef, and M. Koksal, “Floating immittance function simulator and its applications,” Circuits Syst. Signal Process, Vol. 28, pp. 55–63, 2009. doi: 10.1007/s00034-008-9057-4
   Web of Science ®Google Scholar
• E. Yuce, “A novel floating simulation topology composed of only grounded passive components,” Int. J. Electron., Vol. 97, pp. 249–62, 2010. doi: 10.1080/00207210903061907
   Web of Science ®Google Scholar
• U. E. Ayten, M. Sagbas, N. Herencsar, and J. Koton, “Novel floating general element simulators using CBTA,” Radioengineering, Vol. 21, pp. 11–19, 2012.
   Web of Science ®Google Scholar
• Y. A. Li, “A series of new circuits based on CFTAs,” Int. J. Electron. Commun. (AEU), Vol. 66, pp. 587–92, 2012. doi: 10.1016/j.aeue.2011.11.011
   Web of Science ®Google Scholar
• A. Kartci, U. E. Ayten, N. Herencsar, R. Sotner, J. Jerabek, and K. Vrba. “Application possibilities of VDCC in general floating element simulator circuit,” Proc. 2015 European Conf. Circuit Theory and Design (ECCTD 2015), Trondheim, 2015, pp. 1–4.
   Google Scholar
• S. Unhavanich, O. Onjan, and W. Tangsrirat. “Tunable capacitance multiplier with a single voltage differencing buffered amplifier,” Lecture Notes in Engineering and Computer Science: Proceedings of The International MultiConference of Engineers and Computer Scientists 2016, IMECS 2016, 16-18 March, 2016, Hong Kong, pp. 568–71.
   Google Scholar
• K. Pal, “New inductance and capacitor floatation schemes using current conveyors,” Electron. Lett., Vol. 17, pp. 807–8, 1981. doi: 10.1049/el:19810563
   Web of Science ®Google Scholar
• E. Yuce, “Floating inductance, FDNR and capacitance simulation circuit employing only grounded passive elements,” Int. J Electron, Vol. 93, pp. 679–88, 2006. doi: 10.1080/00207210600750208
   Web of Science ®Google Scholar
• N. Afzal, and I. A. Khan, “Digitally programmable floating impedance multiplier using DVCC,” Int. J. Electron. Commun. Comput. Technol., Vol. 66, no. 17, pp. 358–61, March. 2013.
   Google Scholar
• F. Matsumoto, T. Fujii, S. Nishioka, T. Abe, and T. Ohbuchi, “Design of a floating-type impedance scaling circuit for large capacitance,” International Symposium on Intelligent Signal Processing and Communications Systems, pp. 391–6, 2013.
   Google Scholar
• A. A. Khan, S. Bimal, K. K. Dey, and S. S. Roy, “Current conveyor-based R- and C-multiplier circuits,” AEU- Int. J. Electron. Commun., Vol. 56, no. 5, pp. 312–6, 2002. doi: 10.1078/1434-8411-54100121
   Web of Science ®Google Scholar
• T. Kulej. “Regulated capacitance multiplier in CMOS technology,” in Proceedings of the 16th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES ‘09), pp. 316–9, Lodz, Poland, June 2009.
   Google Scholar
• I. Padilla-Cantoya, and P. M. Furth, “Enhanced grounded capacitor multiplier and its floating implementation for analog filters,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 62, no. 10, pp. 962–966, 2015. doi: 10.1109/TCSII.2015.2435751
   Web of Science ®Google Scholar
• M. Siripruchyanan, and W. Jaikla. “Floating capacitance multiplier using DVCC and CCCIIS,” in Proceedings of the International Symposium on Communications and Information Technologies (ISCIT ‘07), pp. 218–21, October 2007.
   Google Scholar
• I. Myderrizi, and A. Zeki, “Electronically tunable DXCCII-based grounded capacitance multiplier,” AEU – Int. J. Electr. Commun., Vol. 68, no. 9, pp. 899–906, 2014. doi: 10.1016/j.aeue.2014.04.013
   Web of Science ®Google Scholar
• M. Dixit, and R. Khatri, “Enhanced capacitance multiplier in 180nm technology,” Int. J. Innovative Res. Sci., Eng. Technol., Vol. 5, no. 7, pp. 13431–7, July 2016.
   Google Scholar
• G. A. Rincon-Mora, “Active capacitor multiplier in Miller-compensated circuits,” IEEE J. Solid-State Circ., Vol. 35, no. 1, pp. 26–32, Jan. 2000. doi: 10.1109/4.818917
   Web of Science ®Google Scholar
• I. C. Hwang, “Area-efficient and self-biased capacitor multiplier for on-chip loop filter,” Electron. Lett., Vol. 42, no. 24, pp. 1392–3, Nov. 2006. doi: 10.1049/el:20062486
   Web of Science ®Google Scholar
• J. Aguado-Ruiz, J. Hernández-Alvídrez, A. J. López-Martín, R. G. Carvajal, and J. Ramírez-Angulo, “Programmable capacitance scaling scheme based on operational transconductance amplifiers,” Electron. Lett., Vol. 45, no. 3, pp. 159–61, Jan. 2009. doi: 10.1049/el:20093596
   Web of Science ®Google Scholar
• S. Mihalache, and F. Dumitru. “Current-mode capacitance multiplier with reduced parasitic elements,” Proceedings of the 18th Mediterranean Electrotechnical Conference MELECON 2016, Limassol, Cyprus, 18–20 April 2016.
   Google Scholar
• S. Pennisi. “High Accuracy CMOS Capacitance Multiplier,” Electronics, Circuits and Systems, 2002. 9th International Conference, 15–18 Sept. 2002.
   Google Scholar
• A. Yesil, E. Yuce, and S. Minaei, ““Grounded capacitance multipliers based on Acive elements,” AEU – Int. J. Electr. Commun., Vol. 79, pp. 243–9, September 2017. doi: 10.1016/j.aeue.2017.06.006
   Web of Science ®Google Scholar
• S. Singh, Jatin, N. Pandey, and R. Pandey. “Precision Capacitance Multiplier with Low Power and High Multiplication Factor,” presented at 5th International Conference on Signal Processing and Integrated Networks, 22–23 February 2018.
   Google Scholar
• H. Alpaslan, “DVCC-based floating capacitance multiplier design,” Turkish J. Electr. Eng. Comput. Sci., Vol. 25, no. 2, pp. 1334–45, 2017. doi: 10.3906/elk-1509-112
   Web of Science ®Google Scholar
• K. C. Smith, and A. Sedra, “The current conveyor: A new circuit building block,” IEEE Proc, Vol. 56, pp. 1368–9, 1968. doi: 10.1109/PROC.1968.6591
   Web of Science ®Google Scholar
• A. Sedra, and K. C. Smith, “A second generation current conveyor and its application,” IEEE Trans. Circuit Theory, Vol. 17, no. 1, pp. 132–4, 1970. doi: 10.1109/TCT.1970.1083067
   Google Scholar
• A. Fabre, “Third generation current conveyor: a new helpful active element,” Electron. Lett., Vol. 31, no. 5, pp. 338–9, 2 Mar 1995. doi: 10.1049/el:19950282
   Web of Science ®Google Scholar