Performance Analysis of Multipliers Using Modified Gate Diffused Input Technology

REFERENCES

• L. Kalpesh, and B. H. Nagpara, “A 16-bit Booth multiplier design using GDI logic style,” Int. J. Adv. Res. Eng., Sci. Tech. (IJAREST), Vol. 2, no. 5, pp. 1–4, May 2015.
   Google Scholar
• A. Morgenshtein, A. Fish, and I. A. Wagner, “Gate-diffusion input (GDI) – A power efficient method for digital combinational circuits,” IEEE Trans. VLSI Systems, Vol. 10, pp. 566–581, Oct. 2002. doi: 10.1109/TVLSI.2002.801578
   Google Scholar
• G. S. Smitha, and H. V. Ravish Aradhya. “m-GDI based parallel adder for low power application,” Int. J. Microsyst Technol., Vol. 25, pp. 1653--1658, June 2017.
   Google Scholar
• E. Abiri, and A. Darabi, “A novel design of low power and high read stability ternary SRAM (TSRAM), memory based on the modified gate diffusion input (m-GDI) method in nanotechnology,” Microelectron. J., Vol. 58, pp. 44–59, Oct. 2016. doi: 10.1016/j.mejo.2016.10.009
   Web of Science ®Google Scholar
• Z. Abid, H. El-Razouk, and D. A. El-Dib, “Low power multipliers based on New hybrid full adders,” Microelectron. J., Vol. 39, pp. 1509–1515, 2008. doi: 10.1016/j.mejo.2008.04.002
   Web of Science ®Google Scholar
• B. Shanmukhi, “GDI based design of Low power adders and multipliers,” Int. J. Eng. Sci. and Innovative Tech (IJESIT), Vol. 5, no. 1, pp. 101–112, Jan. 2016.
   Google Scholar
• R. Tiwari, and B. Nelson, “Design of high speed, Low power, area efficient 8-Bit Vedic multiplier using Urdhva Tiryagbhyam theorem and modified GDI Cells,” Int. J. Adv. Research in Electrical, Electronics and Instrumentation Eng., Vol. 6, no. 4, pp. 2618–2625, April 2017.
   Google Scholar
• C. Harish Kumar, “Implementation and analysis of power, area and delay of array, Urdhva, Nikhilam Vedic multipliers,” Int. J. Scientific and Research Publications, Vol. 3, no. 1, pp. 1–4, Jan. 2013.
   Google Scholar
• R. Bala Sai Kesava, et al. “Low Power and Area Efficient Wallace Tree Multiplier using Carry Select Adder With Binary To Excess-1 Converter”, in proc. of IEEE Conf. on Adv. in Signal Proc. (CASP), Pune, India, 2016, pp-248–53.
   Google Scholar
• V. Soma Sandeep, K. Bala Sindhuri, N. Udaya Kumar, and K. Rajesh, “Design of area and power Potent Booth multiplier using multiplexer”, in proc. of IEEE Int. conf. on Communication and Electronics Systems (ICCES 2018), Coimbatore, India, 2018, 497–502.
   Google Scholar
• S. Swettha, S. Rashmi, N. S. S. Reddy, and R. Hemalatha, “Area and power efficient MAC unit,” in Proc. of IEEE Int. Conf. on Signal Processing and Communication Eng. Systems (SPACES), Vijayawada, India, 2018, pp. 202–205.
   Google Scholar
• S. R. Balaji, R. Manikandan, and V. Vasudhevan, “Scaling down area-delay- power efficient of carry select adder using GDI,” Int. J. Eng. Research & Tech. (IJERT), Vol. 6, no. 2, 2018. doi:10.17577/IJERTCON039.
   Google Scholar
• P. Pinninti Kishore, V. Sridevi, and K. Babu, “Low power and high speed optimized 4-bit array multiplier using MOD-GDI technique,” in Proc. of IEEE 7th Int. Adv. Computing Conf., Hyderabad, India, 2017, pp. 487–491.
   Google Scholar
• K. A. Asha, and K. D. Shinde, “Performance analysis and implementation of array multiplier using various full adder designs for DSP applications: A VLSI design approach”, in proc. of Int. Symposium on Intelligent Systems technologies and applications, Springer Cham, Jaipur, India, 2016, 731–742.
   Google Scholar
• L. L. de Oliveira, E. Costa, and S. Bampi, “Array hybrid multiplier versus modified Booth multiplier: Comparing area and power Consumption of Layout Implementations of Signed Radix-4 architectures”, in proc. of IEEE 47th Midwest Symposium on circuits and Systems, Hiroshima, Japan, 2004, 213–16.
   Google Scholar
• N. Pokhriyal, and N. R. Prakash, “Area efficient Low power Vedic multiplier design using GDI technique,” Int. J. Eng. Trends and Tech. (IJETT), Vol. 15, no. 4, pp. 196–199, Sept. 2014. doi: 10.14445/22315381/IJETT-V15P238
   Google Scholar
• S. Sharma, and V. Sharda, “Design and analysis of 8- bit Vedic multiplier using GDI technique,” Int. J. Eng. and Tech, Vol. 7, pp. 759–763, 2018. doi: 10.14419/ijet.v7i3.12.16496
   Google Scholar