Design and Analysis of 2.4 GHz Low-Noise, High-Gain 0.18 μm CMOS Cascode Low-Noise Amplifier for IRNSS Applications

References

• Y.-T. Ku, and S.-F. Wang, “A new wide-band low-voltage low-noise amplifier with gain boosted and noise optimized techniques,” IETE. J. Res., pp. 1–17, 2018.
   Google Scholar
• B. Prameela, and A. E. Daniel. “Design of low noise amplifier for IEEE standard 802.11b using Cascode and modified Cascode Techniques,” in Global Colloquium in Recent Advancement and Effectual Researches in Engineering Science and Technology, Elsevier, 2016, pp. 443–449.
   Google Scholar
• X. Fan, E. Sanchez Sinencio, and J. Silva Martinez. “A 3 GHz-10 GHz common gate ultrawideband low noise amplifier,” Presented at the 48th Midwest Symposium on Circuits and Systems, Covington, KY, USA, August 7–10, 2005.
   Google Scholar
• C.-C. Chen, and Y.-C. Wang. “A 2.4/5.2/5.8 GHz triple-band common-gate cascode CMOS low-noise amplifier”, Circuits Systems Signal Processing, Springer, 2016.
   Google Scholar
• E. Kargaran, Y. Mafinejad, K. Mafinezhad, and H. Nabovati, “A new Gm-boosting current reuse folded cascode LNA,” IEICE Electron. Express, Vol. 10, no. 24, pp. 1–6, 2013. doi: 10.1587/elex.10.20130264
   Web of Science ®Google Scholar
• T. Taris, C. Majek, Y. Deval, and J.-B. Begueret, “Current reuse topology in UWB CMOS LNA,” Springer Science + Business Media, Vol. 61, pp. 149–158, Mar. 2009.
   Google Scholar
• A. Andrew Roobert, and D. Gracia Nirmala Rani. “Design and analysis of 0.9 and 2.3 GHz concurrent dual-band CMOS LNA for mobile communication”, Int J Circuit Theory Appl, pp. 1–14, 2019.
   Web of Science ®Google Scholar
• A. Hashim, N. M. Noh, S. K. Kunhi Mohd, Y. Mohd Yusof, M. Haidar Hamzah, M. Tafir bin Mustaffa, A. Abd Manaf, and O. Sidek, “A 0.13-μm CMOS PCSNIM LNA for multi-standard 0.9, 1.8, and 2.1 GHz mobile application,” IETE. J. Res., Vol. 62, no. 6, pp. 901–907, 2016. doi: 10.1080/03772063.2016.1199290
   Web of Science ®Google Scholar
• T. R. R. Ramya, and R. Venkataraman, “Concurrent multiband low noise amplifier,” J. Circuits Syst. Comput., Vol. 26, no. 6, pp. 1750104, 2017. doi: 10.1142/S0218126617501043
   Web of Science ®Google Scholar
• J. D. Cressler. Circuits and applications using silicon heterostructure devices. Boca Raton, FL: CRC Press, Taylor & Francis Group, LLC, 2008.
   Google Scholar
• R. Ludwig, and P. Bretchko. RF circuit design: theory and applications. Upper Saddle River, NJ: Prentice Hall Press, 2000.
   Google Scholar
• B. Razavi. Design of analog CMOS integrated circuits second edition. Los Angeles: McGraw-Hill Education, 2017.
   Google Scholar
• L. Shen, N. Lu, and N. Sun,. “1-V 0.25-μW Inverter Stacking amplifier With 1.07 noise Efficiency factor,” IEEE Journal of Solid State Circuits, Vol. 53, no. 3, pp. 896–905, March 2018. doi: 10.1109/JSSC.2017.2786724
   Web of Science ®Google Scholar
• A. A. Youssef, and J. Haslett. “Nanometer CMOS RFICs for mobile TV applications”, Springer Science + Business media B.V.2010.
   Google Scholar
• T. H. Lee. “The design of CMOS radio-frequency Integrated circuits 2nd ed”. Cambridge: Cambridge Univ. Press, 2004.
   Google Scholar
• IRNSS Receiver Specifications. Available: https://isac.eprocure.isro.gov.in/tnduploads/isac/tndheader/IDT01092900000000000isro08501.pdf.
   Google Scholar
• S. Udaya Shankar, and M. Davidson Kamala Dhas. “Design and performance of 5.4 GHz CMOS low noise amplifier using current reuse technique in 0.18 µm Technology,” Procedia Technology, Elsevier, 2015, pp. 135–143.
   Google Scholar
• N. Li, W. Feng, and X. Li, “A CMOS 3-12 GHz ultra wideband low noise amplifier by dual resonance network,” IEEE Microwave Compon. Lett., Vol. 27, no. 4, pp. 383–385, April 2017. doi: 10.1109/LMWC.2017.2679203
   Web of Science ®Google Scholar
• B. Razavi. RF microelectronics second edition. Castleton, NY: Prentice Hall, 2011.
   Google Scholar
• S. E. Sorkhabi, M. R. Mosavi, and M. Rafei, “Low noise amplifier synthesis using multidimensional MLP neural network,” IETE. J. Res, Vol. 64, no. 3, pp. 374–386, 2017. doi: 10.1080/03772063.2017.1353927
   Web of Science ®Google Scholar
• M. Nouri, and G. Karimi. “A novel 2.5-3.1 GHz wide-band low-noise amplifier in 0.18 µm CMOS,” Wireless Pers Communication, doi:10.1007/s11277-014-1969-7, August 2014.
   Google Scholar
• D. Jahnavi, and G. Kavya, “Single stage 180 nm CMOS low noise amplifier topologies and optimization algorithms for S band frequency,” Int. J. Recent Technol. Eng., Vol. 8, no. 3, pp. 152–157, September 2019. ISSN: 2277-3878.
   Google Scholar
• X. Fan, H. Zhang, and E. Sanchez, “A noise reduction and linearity improvement technique for a differential cascode LNA,” IEEE J. Solid State Circuits, Vol. 43, no. 3, pp. 588–599, March 2008. doi: 10.1109/JSSC.2007.916584
   Web of Science ®Google Scholar
• V. Singh, S. K. Arya, and M. Kumar, “A 3–14 GHz, self body biased common gate UWB LNA for wireless applications in 90 nm CMOS,” J. Circuits Syst. Comput., Vol. 28, no. 4, pp. 1950056, 2018. doi: 10.1142/S0218126619500567
   Web of Science ®Google Scholar
• A. Grebenniov, N. Kumar, and B. S. Yarman. Broadband and RF microwave amplifiers. Boca Raton, FL: CRC Press, Taylor & Francis Group, LLC, 2016.
   Google Scholar
• S. Toofan, A. R. Rahmati, A. Abrishamifar, and G. Roientan Lahiji, “Low power and high gain current reuse LNA with modified input matching and inter-stage inductors,” Elsevier, Microelectronics Journal, Vol. 39, pp. 1534–1537, 2008. doi: 10.1016/j.mejo.2008.07.073
   Web of Science ®Google Scholar
• IRNSS Signal Characteristics and Frequency Bands. Available: https://www.isro.gov.in/sites/default/files/irnss_sps_icd_version1.1-2017.pdf.
   Google Scholar