A Novel Design of 28 nm Latch Type Sense Amplifier for Differential Voltage Enhancement

References

• R. Singhand, and N. Bhat, “An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs,” IEEE Trans. VLSI Syst, Vol. 12, pp. 652–657, 2004.
   Web of Science ®Google Scholar
• B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” IEEE J. Solid-State Circuits, Vol. 39, pp. 1148–1158, 2004.
   Web of Science ®Google Scholar
• A.-T. Do, Z.-H. Kong, and K.-S. Yeo, “Criterion to evaluate input-offset voltage of a latch-type sense amplifier,” IEEE Trans. Circuits Syst, Vol. 57, pp. 83–92, 2010.
   Google Scholar
• S. J. Lovett, G. A. Gibbs, and A. Pancholy, “Yield and matching Implications for Static RAM memory Array sense-amplifier design,” IEEE J. Solid-State Circuits, Vol. 35, pp. 1200–1203, 2000.
   Web of Science ®Google Scholar
• B. Giridhar, N. Pinckney, D. Sylvester, and D. Blaauw, “A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28 nm CMOS,” in International Solid-State Circuits Conference - Digest of Technical Papers, 2014, pp. 242–243.
   Google Scholar
• J. S. Shah, D. Nairn, and M. Sachdev, “An energy-efficient offset-cancelling sense amplifier,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 60, no. 8, pp. 477–481, Aug. 2013.
   Web of Science ®Google Scholar
• J. Boley, and B. Calhoun. “Stack based sense amplifier designs for reducing input-referred offset,” ISQED, 2015.
   Google Scholar
• A. Biswas, U. Arslan, F. Hamzaoglu, and A. P. Chandrakasan, “An offset-cancelling four-phase voltage sense amplifier for resistive memories in 14 nm CMOS,” IEEE CICC, 2017.
   Google Scholar
• J. S. Shah, D. Nairn, and M. Sachdev, “An Energy-Efficient offset-Cancelling sense amplifier,” IEEE Trans. Circuits Syst., Vol. 60, pp. 477–481, Aug. 2013.
   Google Scholar
• A. K. Gundu, W. Singh, and S. M. Divi, “A proposed low-offset sense amplifier for SRAM applications,” in 2nd International Conference on Signal Processing and Integrated Networks (SPIN), 2015, pp. 965–967.
   Google Scholar
• Y. Sinangil, and A. P. Chandrakasan, “A 128 kbit SRAM with an embedded energy monitoring circuit and sense-amplifier offset compensation using body biasing,” IEEE J. Solid-State Circuits, Vol. 49, no. 11, pp. 2730–2739, Nov. 2014.
   Web of Science ®Google Scholar
• B. Liu, J. Cai;, J. Yuan, and Y. Hei, “A low-voltage SRAM sense amplifier with offset cancelling using Digitized Multiple body Biasing,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 64, no. 4, pp. 442–446, Dec. 2017.
   Web of Science ®Google Scholar
• B. S. Amrutur, and M. A. Horowitz, “A replica technique for wordline and sense control in low-power SRAMs,” IEEE J. Solid-State Circuits, Vol. 33, no. 8, pp. 1208–1219, Aug. 1998.
   Web of Science ®Google Scholar
• K. Agawa, H. Hara, T. Takayanagi, and T. Kuroda, “A Bitline leakage compensation scheme for low –voltage SRAMs,” IEEE J. Solid-State Circuits, Vol. 36, no. 5, pp. 726–734, May 2001.
   Web of Science ®Google Scholar
• M. Garg, and B. S. Anurag, “A comparative performance analysis of CMOS and FinFET based voltage mode sense amplifier,” CICN, 2016, pp. 544–547.
   Google Scholar
• T. Na, S.-H. Woo, J. Kim, H. Jeong, and S.-O. Jung, “Comparative study of various latch-type sense amplifiers,” IEEE Transaction on VLSI, Vol. 22, no. 2, pp. 425–429, Feb. 2014.
   Web of Science ®Google Scholar
• Y. P. Zhang, Z. Wang, C. Zhu, and L. Zhang, “28 nm latch type sense amplifier modification for coupling suppression,” IEEE Transaction on VLSI, Vol. 25, no. 5, pp. 1767–1773, Jan. 2017.
   Web of Science ®Google Scholar
• Y. P. Zhang, Z. Wang, C. Zhu, L. Zhang, A. Ji, and L. Mao, “28 nm latch type sense amplifier coupling effect analysis,” ISIC, 2017.
   Google Scholar
• Y.-H. Chen, S.-Y. Chou, Q. Li, W.-M. Chan, D. Sun, H.-J. Liao, P. Wang, M. F. Chang, and H. Yamauchi, “Compact Measurement Schemes for Bit-line swing, sense amplifier offset voltage, and Word-line Pulse width to Characterize sensing Tolerance Margin in a 40 nm Fully Functional embedded SRAM,” IEEE J. Solid-State Circuits, Vol. 47, no. 4, pp. 969–979, April 2012.
   Web of Science ®Google Scholar
• M.-L. Fan, V. P.-H. Hu, Y.-N. Chen, P. Su, and C.-T. Chuang, “Variability analysis of sense amplifier for FinFET subthreshold SRAM applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 59, no. 12, pp. 878–882, Dec. 2012.
   Web of Science ®Google Scholar
• HSPICE User Guide: Simulation and Analysis Version D-2010.03-SP1, June 2010.
   Google Scholar