Investigation of Homo and Hetero-Junction Double-Gate Tunnel-FET-Based Adiabatic Inverter Circuits

References

• S. Samanta, R. Mahapatra, and A. K. Mal, “Design & analysis of adiabatic logic based multiplexers for ultra low power applications,” Int. J. Innov. Res. Sci. Eng. Technol., Vol. 5, no. 13, pp. 18–23, 2016.
   Google Scholar
• H. Thapliyal, T. S. S. Varun, and S. Dinesh Kumar, “Low-power and secure lightweight cryptography via TFET-based energy recovery circuits,” in 2017 IEEE International Conference on Rebooting Computing, 2017, pp. 1–4.
   Google Scholar
• S. Sandeep, U. Saraniya, P. Sasipriya, and V. S. K. Bhaaskaran, “Analysis and evaluation of sinusoidal power clocked adiabatic logic circuits,” Int. J. Contr. Theory Appl., Vol. 10, no. 28, pp. 99–107, 2017.
   Google Scholar
• N. Deo, R. K. Mangang, and K. Murugan, “Power gating in FinFET adiabatic circuits,” in Proceeding of the IEEE International Conference on Green Computing, Communication and Electrical Engineering, 2014.
   Google Scholar
• K. Srilakshmi, A. V. N. Tilak, and K. S. Rao, “Performance of FinFET based adiabatic logic circuits,” in IEEE Region 10 Conference, 2016, pp. 2377–2382.
   Google Scholar
• S. Upadhyay, R. K. Nagaria, and R. A. Mishra, “Low-power adiabatic computing with improved quasistatic energy recovery logic,” VLSI Des., Vol. 2013, pp. 1–9, 2013.
   Google Scholar
• Y. Yibin, and K. Roy, “QSERL: quasi-static energy recovery logic,” IEEE J. Solid State Circ., Vol. 36, no. 2, pp. 239–248, 2001.
   Web of Science ®Google Scholar
• C.-S. A. Gong, M.-T. Shiue, C.-T. Hong, and K.-W. Yao, “Analysis and design of an efficient irreversible energy recovery logic in 0.18-um CMOS,” IEEE Trans. Circ. Syst. Regul. Pap., Vol. 55, no. 9, pp. 2595–2607, 2008.
   Web of Science ®Google Scholar
• N. S. S. Reddy, M. Satyam, and K. L. Kishore, “Cascadable adiabatic logic circuits for low-power applications,” IET Circ. Devices Syst., Vol. 2, no. 6, pp. 518–526, 2007.
   Web of Science ®Google Scholar
• D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. W. Current, “Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: Experimental results,” in Proceedings of the International Symposium on Low Power Electronics and Design, 1997, pp. 323–327.
   Google Scholar
• V. G. Oklobdzija, D. Maksimovic, and F. Lin, “Pass-transistor adiabatic logic using single power-clock supply,” IEEE Trans. Circ. Syst. II Analog Digit. Signal Process., Vol. 44, no. 10, pp. 842–846, 1997.
   Google Scholar
• K. Boucart, and A. M. Ionescu, “Double-gate tunnel FET with high-k gate dielectric,” IEEE Trans. Electr. Devices, Vol. 54, no. 7, pp. 1725–1733, 2007.
   Web of Science ®Google Scholar
• K. Boucart, and A. M. Ionescu, “Length scaling of the double gate tunnel FET with a high-K gate dielectric,” Solid State Electr., Vol. 51, no. 11–12, pp. 1500–1507, 2007.
   Web of Science ®Google Scholar
• K. Boucart, and A. M. Ionescu, “A new definition of threshold voltage in tunnel FETs,” Solid State Electr.., Vol. 52, no. 9, pp. 1318–1323, 2008.
   Web of Science ®Google Scholar
• J. S. Liu, M. B. Clavel, and M. K. Hudait, “TBAL: Tunnel FET-based adiabatic logic for energy-efficient, ultra-low voltage IoT applications,” IEEE J. Electr. Devices Soc., Vol. 7, pp. 210–218, 2019.
   Web of Science ®Google Scholar
• S. Vidhyadharan, R. Yadav, S. Hariprasad, and S. S. Dan, “An advanced adiabatic logic using gate overlap tunnel FET (GOTFET) devices for ultra-low power VLSI sensor applications,” Analog Integr. Circ. Signal Process., Vol. 102, no. 1, pp. 111–123, 2020.
   Web of Science ®Google Scholar
• H. Liu, V. Saripalli, V. Narayanan, and S. Datta. http://nanohub.org/resources/21015/download/PennState_IIIV_TFET_VerilogAModel_1.0.0_Manual.pdf. nanoHUB,2015.
   Google Scholar
• S. Kim, and M. C. Papaefthymiou, “True single-phase adiabatic circuitry,” IEEE Trans. Very Large Scale Integr. Syst., Vol. 9, no. 1, pp. 52–63, 2001.
   Google Scholar
• S. Upadhyay, R. K. Nagaria, and R. A. Mishra, “Complementary energy path adiabatic logic based full adder circuit,” Int. J. Electr. Commun. Eng., Vol. 6, no. 6, pp. 542–547, 2012.
   Google Scholar
• N. S. S. Reddy, M. Satyam, and K. L. Kishore, “Glitch free and cascadable adiabatic logic for low power applications,” Asian J. Sci. Res, Vol. 1, no. 4, pp. 464–469, 2008.
   Google Scholar
• S. D. Turaga, K. Vanama, R. R. Gunnuthula, and K. J. D. Sai, “Design of low power 4-bit ALU using adiabatic logic,” IOSR J. VLSI Signal Process., Vol. 4, no. 2, pp. 43–48, 2014.
   Google Scholar
• S. Upadhyay, R. K. Nagaria, and R. A. Mishra, “Performance improvement of GFCAL circuits,” Int. J. Comput. Appl., Vol. 78, no. 5, pp. 29–37, 2013.
   Google Scholar
• J. Kanungo, and S. Dasgupta, “Single phase energy recovery logic and conventional CMOS logic: A comparative analysis,” Microelectr. Solid State Electr., Vol. 2, no. 2A, pp. 16–21, 2013.
   Google Scholar