References
- G. K. Yeap, Practical Low Power Digital VLSI Design. MA, United States: Springer, 2012.
- M. R. Nandini, P. Mor and J. Keller, “A Comparative Study of Static and Dynamic CMOS Logic,” Int. J. Curr. Eng. Technol., Vol. 6, pp. 1019–21, 2016.
- S. M. Sharroush, Y. S. Abdalla, A. A. Dessouki and E.-S. A. El-Badawy, “Compensating for the keeper current of CMOS domino logic using a well designed NMOS transistor,” in Proceedings of 26th National Radio Science Conference (NRSC2009), 2009, pp. 1–8.
- S. Singhal, A. Mehra and U. Tripathi, “Power reduction in domino logic using clock gating in 16 nm CMOS technology,” in 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN), IEEE, 2019, pp. 274–7.
- A. A. Angeline and V. K. Bhaaskaran, “Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit,” IET Circuits Devices Syst., Vol. 13, no. 8, pp. 1134–41, 2019.
- Y. Sun, W. He, Z. Mao and V. Kursun, “Variable strength keeper for high-speed and low-leakage carbon nanotube domino logic,” Microelectronics J., Vol. 62, pp. 12–20, 2017.
- S. Garg and T. K. Gupta, “Low power domino logic circuits in deep-submicron technology using CMOS,” Eng. Sci. Technol. Int. J., Vol. 21, no. 4, pp. 625–38, 2018.
- S. Singhal, A. Mehra and U. Tripathi, “A novel domino logic with modified keeper in 16 nm CMOS technology,” Electronics, Vol. 23, no. 2, pp. 41–51, 2019.
- J. M. Rabaey, A. P. Chandrakasan and B. Nikolic, Digital Integrated Circuits. Vol. 2. Englewood Cliffs, NJ: Prentice Hall, 2002.
- M. W. Allam, M. H. Anis and M. I. Elmasry, “High-speed dynamic logic styles for scaled-down CMOS and mtCMOS technologies,” in Proceedings of the 2000 International Symposium on Low Power Electronics and Design. ACM, 2000, pp. 155–60.
- A. Alvandpour, P. Larsson-Edefors and C. Svensson, “A leakage-tolerant multi-phase keeper for wide domino circuits,” in Electronics, Circuits and Systems, 1999. Proceedings of ICECS'99. The 6th IEEE International Conference on, Vol. 1. IEEE, 1999, pp. 209–12.
- K.-I. Oh and L.-S. Kim, “A clock delayed sleep mode domino logic for wide dynamic or gate,” in Low Power Electronics and Design, 2003. ISLPED'03. Proceedings of the 2003 International Symposium on. IEEE, 2003, pp. 176–9.
- G. Palumbo, M. Pennisi and M. Alioto, “A simple circuit approach to reduce delay variations in domino logic gates,” IEEE Trans. Circuits Syst. I: Regular Papers, Vol. 59, no. 10, pp. 2292–300, 2012.
- F. Moradi, H. Mahmoodi and A. Peiravi, “A high speed and leakage-tolerant domino logic for high fan-in gates,” in Proceedings of the 15th ACM Great Lakes Symposium on VLSI. ACM, 2005, pp. 478–81.