Performance Study for Vertically Quad Gate Oxide Stacked Junction-less Nano-sheet

References

• J.-P. Colinge, C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, and R. Murphy, “Nanowire transistors without junctions,” Nat. Nanotechnol., Vol. 5, no. 3, pp. 225–229, Feb. 2010.
   PubMed Web of Science ®Google Scholar
• C.-W. Lee, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, and J.-P. Colinge, “Performance estimation of junction-less multigate transistors,” Solid-State Electron., Vol. 54, no. 2, pp. 97–103, Feb. 2010.
   Web of Science ®Google Scholar
• J. P. Colinge, A. Kranti, R. Yan, C. W. Lee, I. Ferain, R. Yu, N. Dehdashti Akhavan, and P. Razavi, “Junction-less Nanowire transistor (JNT): properties and design guidelines,” Solid-State Electron., Vol. 65-66, pp. 33–37, June 2011.
   Web of Science ®Google Scholar
• Y. B. Liao, M.-H. Chiang, Y. S. Lai, and W.-C. Hsu, “Stack gate technique for dopingless bulk FinFETs,” IEEE Trans. Electron Devices, Vol. 61, no. 4, pp. 963–968, Jan. 2014.
   Web of Science ®Google Scholar
• S. Tayal, and A. Nandi, “Analog/RF performance analysis of channel engineered high- K gate-stack based junction-less trigate-FinFET,” Superlattices Microstruct., Vol. 112, pp. 287–295, Dec. 2017.
   Web of Science ®Google Scholar
• X. Liu, M. Wu, X. Jin, R. Chuai, and J.-H. Lee, “Simulation study on deep nanoscale short channel junction-less SOI FinFETs with triple-gate or double-gate structures,” J. Comput. Electron., Vol. 13, no. 2, pp. 509–514, June 2014.
   Web of Science ®Google Scholar
• B. H. Lee, J. Oh, H. H. Tseng, R. Jammy, and H. Huff, “Gate stack technology for nanoscale devices scaling of the gate stack has been a key to enhancing the performance,” Mater. Today, Vol. 9, no. 6, pp. 3240, 2006.
   Web of Science ®Google Scholar
• D. Gola, B. Singh, J. Singh, S. Jit, and P. K. Tiwari, “Static and quasi-Static drain current modeling of tri-gate junction-less transistor with Substrate bias-induced effects,” IEEE Trans. Electron Devices, Vol. 66, no. 7, pp. 2876–2883, Jul. 2019.
   Web of Science ®Google Scholar
• V. Thirunavukkarasu, Y. R. Jhan, Y. B. Liu, E. D. Kurniawan, Y. R. Lin, S. Y. yang, and Y. C. Wu, “Gate all around junction-less silicon transistors with atomically thin nano-sheet channel 0.65nm and record sub threshold slope 43mv per dec,” Appl. Phys. Lett., Vol. 110, no. 3, p. 032101, Jan. 2017.
   Web of Science ®Google Scholar
• H.-C. Lin, C. I. Lin, and T.-Y. Huang, “Characteristics of n-type junction-less Poly Si thin film transistors with an ultrathin channel,” IEEE Electron Device Lett., Vol. 33, no. 1, pp. 53–55, Jan. 2012.
   Web of Science ®Google Scholar
• C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, and J.-P. Colinge, “Junction-less multigate field-effect transistor,” Appl. Phys. Lett., Vol. 94, no. 5, pp. 053511–053511-2, Jan 2009.
   Web of Science ®Google Scholar
• S. Tayal, and A. Nandi, “Comparative analysis of high-K gate stack based conventional and junction-less FinFET,” in 14th IEEE India Council International Conference (INDICON), Oct. 11, 2018.
   Google Scholar
• G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations,” J. Appl. Phys, Vol. 89, no. 10, pp. 5243–5275, May 2001.
   Web of Science ®Google Scholar
• D.-R. Hsieh, J.-Y. Lin, P.-Y. Kuo, and T.-S. Chao, “Comprehensive analysis on electrical characteristics of Pi-gate poly-Si junction-less FETs,” IEEE Trans. Electron Devices, Vol. 64, no. 7, pp. 2992–2998, Jul. 2017.
   Web of Science ®Google Scholar
• Y.-R. Lin, Y.-Y. Yang, Y.-C. Wu, and Y.-H. Lin, “Nano-sheets and planar based on stacked double-channel with multi-gate thin-film transistor,” Jpn. J. Appl. Phys., Vol. 58, no. 2, p. 020905, Jan. 2019.
   Web of Science ®Google Scholar
• N. Loubet, T. Hook, P. Montanini, C.-W. Yeung, S. Kanakasabapathy, M. Guillom, and J. Wang, “Stacked nano-sheet gate-all-around transistor to enable scaling beyond FinFET,” in Symposium on VLSI Technology, June 2017.
   Google Scholar
• T. B. Hook1, “Power and Technology scaling into the 5 nm node with stacked nano-sheets,” Joule, Cellpress, Vol. 2, pp. 1–4, Jan. 2018.
   Web of Science ®Google Scholar
• P.-J. Sung, et al., “Voltage transfer characteristic matching by different nano-sheet layer numbers of vertically stacked junction-less CMOS inverter for SoP/3D-ICs applications,” in IEEE International Electron Devices Meeting (IEDM), Dec. 2018.
   Google Scholar
• M. Prasad, and U. B. Mahadevaswamy, “Performance analysis for Tri-gate junction-less FET by employing trioxide and rectangular core-shell (RCS) architecture,” in Wireless Personal Communications, Jan. 26, 2021. doi:10.1007/s11277-020-08035-1.
   Google Scholar
• International Technology Roadmap for Semiconductors, https://en.wikipedia.org/wiki International Technology Roadmap for Semiconductors, 2018.
   Google Scholar
• Genius, 3-D Device Simulator, Version 1.9.3-18, Reference Manual, Cogenda, Singapore, 2019.
   Google Scholar