Design and Optimization of Reversible Logic Based Magnitude Comparator Using Gate Diffusion Input Technique

REFERENCES

• C. H. Bennett, “Logical reversibility of computation,” IBM J. Research and Development, Vol. 17, no. 6, 525–32, November 1973.
   Web of Science ®Google Scholar
• T. Toffoli. “Reversible Computing,” Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science 1980.
   Google Scholar
• E. Fredkin, and T. Toffoli, “Conservative logic,” Int’l J. Theoretical Physics, Vol. 21, pp. 219–53, 1982.
   Web of Science ®Google Scholar
• H. Thapliyal, N. Ranganathan, and R. Ferreira. “Design of a comparator tree based on reversible logic,” in Proc. 10th IEEE International Conf. on Nanotechnology, Korea, 2010, pp. 1113–6, DOI:10.1109/NANO.2010.5697872.
   Google Scholar
• A. Peres, “Reversible logic and quantum computers,” Phys. Rev. A, Vol. 32, no. 6, pp. 3266–76, 1985.
   Web of Science ®Google Scholar
• P. R. Feynman, “Quantum mechanical computers,” Found. Phys., Vol. 16, no. 6, pp. 507–31, 1986.
   Web of Science ®Google Scholar
• A. N. Nagamani, H. V. Jayashree, and H. R. Bhagyalakshmi, “Novel low power comparator design using reversible logic gates,” Indian Journal of Computer Science and Engineering, Vol. 2, no. 4, pp. 566–74, Aug-Sep 2011.
   Google Scholar
• D. N. Mukherjee, S. Panda, and B. Maji, “Performance evaluation of digital comparator using different logic styles,” IETE J. Res., Vol. 64, no. 3, pp. 422–9, 2018. DOI:10.1080/03772063.2017.1323564.
   Web of Science ®Google Scholar
• D. N. Mukherjee, S. Panda, and B. Maji, “A novel design of 12-bit digital comparator using multiplexer for high speed application in 32nm CMOS technology,” IETE J. Res., 1–8, 8th Aug 2019. DOI:10.1080/03772063.2019.1649204.
   Web of Science ®Google Scholar
• A. Morgenshtein, A. Fish, and I. A. Wagner, “Gate-Diffusion input (GDI): A power-efficient method for digital combinatorial circuits,” IEEE Trans.VLSI Syst, Vol. 10, no. 5, pp. 566–81, 2002. DOI:10.1109/TVLSI.2002.801578.
   Web of Science ®Google Scholar
• M. Haghparast, L. Rezazadeh, and V. Seivani, “Design and optimization of nanometric reversible 4 bit numerical comparator,” Middle-East Journal of Scientific Research, Vol. 7, no. 4, pp. 581–4, 2011.
   Google Scholar
• R.-g. Zhou, M.-q. Zhang, Q. Wu, and Y.-C. Li, “Optimization approaches for designing a novel 4-bit reversible comparator,” Int. J. of Theoretical Physics, Vol. 52, no. 2, pp. 559–75, 2013. DOI:10.1007/s10773-012-1360-y.
   Web of Science ®Google Scholar
• L. Ni, Z. Guan, X. Dai, and W. j. Li, “Using new designed NLG gate for the realization of four-bit reversible numerical comparator,” International Conference on Educational and Network Technology, 254–8, 2010.
   Google Scholar
• A. N. Nagamani, D. Rengarajan, and V. K. Agrawal, “An optimized design of reversible magnitude and signed comparator,” IEEE International Conference on Electron Devices and Solid State Circuits, 108–11, 2016. DOI:10.1109/EDSSC.2016.7785221.
   Google Scholar
• C. Vudadha, P. S. Phaneendra, V. Sreehari, S. E. Ahmed, N. M. Muthukrishnan, and M. B. Srinivas and, “Design of prefix-based optimal reversible comparator,” IEEE Computer Society Annual Symp. on VLSI, 201–6, 2012. DOI:10.1109/ISVLSI.2012.49.
   Google Scholar
• T. Singh, and C. Goel, “An optimal approach to design 4-bit reversible power efficient comparator,” International Journal of Engineering Research & Technology (IJERT), Vol. 5, no. 03, pp. 166–71, March-2016. DOI:10.17577/ijertv5is030162. 2278-0181,
   Google Scholar
• H. G. Rangaraju, V. Hegde, K. B. Raja, and K. N. Muralidhara, “Design and optimization of n-bit reversible binary comparator,” International Journal of Computer Applicationa, Vol. 55, no. 18, pp. 22–30, October-2012.
   Google Scholar
• P. Sai Phaneendra, C. Vudadha, V. Sreehari, and M. B. Srinivas, “An optimized design of reversible quantum comparator,” International Conference on VLSI Design, Vol. 1, pp. 557–62, January-2014. DOI:10.1109/VLSID.2014.103.
   Google Scholar