Memory-Efficient LFSR Encoding and Weightage Driven Bit Transition for Improved Fault Coverage

REFERENCES

• S. Lee, C. Shi, J. Wang, A. Sanabria, H. Osman, J. Hu, and E. Sánchez-Sinencio, “A built-in self-test and in situ analog circuit optimization platform,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 65, no. 10, pp. 3445–58, 2018. DOI:10.1109/TCSI.2018.2805641.
   Web of Science ®Google Scholar
• S. Kakar, B. Singh, and A. Khosla, “Implementation of BIST capability using LFSR techniques in UART,” International Journal of Recent Trends in Engineering, Vol. 1, no. 3, pp. 301, 2009.
   Google Scholar
• H. Vranken, F. Meister, and H. J. Wunderlich, “Combining deterministic logic BIST with test point insertion,” in Proceedings the Seventh IEEE European Test Workshop, May 2002, pp. 105–10. DOI:10.1109/ETW.2002.1029646.
   Google Scholar
• S. Hellebrand, H. G. Liang, and H. J. Wunderlich, “A mixed mode BIST scheme based on reseeding of folding counters,” J. Electron. Test., Vol. 17, no. 3–4, pp. 341–9, 2001. DOI:10.1023/A:1012279716236.
   Web of Science ®Google Scholar
• W. Li, C. Yu, S. M. Reddy, and I. Pomeranz, “A scan BIST generation method using a Markov source and partial bit-fixing,” in Proceedings of the 40th Annual Design Automation Conference, June 2003, pp. 554–9.
   Google Scholar
• H. S. Kim, Y. Kim, and S. Kang, “Test-decompression mechanism using a variable-length multiple-polynomial LFSR,” IEEE Transactions on Very Large Scale Integration(VLSI)Systems, Vol. 11, no. 4, pp. 687–90, 2003. DOI:10.1109/TVLSI.2003.812287.
   Web of Science ®Google Scholar
• W. Zhan, J. Ma, S. Du, and J. Liu, “A LFSR reseeding scheme based on division by 2 to the power of integer,” International Journal of Digital Content Technology and its Applications, Vol. 4, no. 9, pp. 88–96, 2010. DOI:10.4156/JDCTA.VOL4.ISSUE9.11.
   Google Scholar
• O. Acevedo, and D. Kagaris, “Using the Berlekamp-Massey algorithm to obtain LFSR characteristic polynomials for TPG,” in 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2012, October, pp. 233–8. DOI:10.1109/DFT.2012.6378229.
   Google Scholar
• B. Zhou, W. Zhang, S. Thambipillai, J. T. K. Jin, V. Chaturvedi, and T. Luo, “Cost-efficient acceleration of hardware Trojan detection through fan-out cone analysis and weighted random pattern technique,” IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., Vol. 35, no. 5, pp. 792–805, 2015. DOI:10.1109/TCAD.2015.2460551.
   Web of Science ®Google Scholar
• X. Kavousianos, V. Tenentes, K. Chakrabarty, and E. Kalligeros, “Defect-oriented LFSR reseeding to target unmodeled defects using stuck-at test sets,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, no. 12, pp. 2330–5, 2010. DOI:10.1109/TVLSI.2010.2079961.
   Web of Science ®Google Scholar
• W. C. Lien, K. J. Lee, T. Y. Hsieh, and K. Chakrabarty, “Efficient LFSR reseeding based on internal-response feedback,” Journal of ElectronicTesting, Vol. 30, no. 6, pp. 673–85, 2014. DOI:10.1007/s10836-014-5482-4.
   Google Scholar
• T. Liu, J. Kuang, S. Cai, and Z. You, “An effective logic BIST scheme based on LFSR-reseeding and TVAC,” Int. J. Electron., Vol. 101, no. 9, pp. 1217–29, 2014. DOI:10.1080/00207217.2013.828189
   Web of Science ®Google Scholar
• M. Filipek, G. Mrugalski, N. Mukherjee, B. Nadeau-Dostie, J. Rajski, J. Solecki, and J. Tyszer, “Low-power programmable PRPG with test compression capabilities,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, no. 6, pp. 1063–76, 2014. DOI:10.1109/TVLSI.2014.2332465.
   Web of Science ®Google Scholar
• J.-C. Ying, W.-D. Tseng, and W.-J. Tsai, “Asymmetry dual-LFSR reseeding for low power BIST,” Integr. VLSI J., 272–6, 2018. DOI:10.1016/j.vlsi.2017.10.012.
   Web of Science ®Google Scholar
• L. H. Martínez, S. Khursheed, and S. M. Reddy, “LFSR generation for high test coverage and low hardware overhead,” IET Comput. Digit. Tech. 2019. DOI:10.1049/iet-cdt.2019.0042.
   Web of Science ®Google Scholar
• P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, “Dual multiple polynomial LFSR for low-power mixed-mode BIST, Proc,” IEE Computers & Digital Techniques, Vol. 150, no. 4, pp. 209–17, 2003. DOI:10.1049/ipcdt:20030666.
   Google Scholar
• P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici, “Low power mixed-mode BIST based on mask pattern generation using dual LFSR reseeding,” Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD’02), 2002. DOI:10.1109/ICCD.2002.1106816.
   Google Scholar