Ultra-Low Power 8-Transistor Modified Gate Diffusion Input Carbon Nano-Tube Field Effect Transistor Full Adder

References

• S. Lin, Y. B. Kim, and F. Lombardi, “A novel CNTFET-based ternary gate design,” in Proceedings of the IEEE 52nd International Midwest Symposium on Circuits and Systems, Cancun, Mexico, 2009, pp. 435–438.
   Google Scholar
• Y. S. Mehrabani, and M. Eshghi, “High-speed, high-frequency and low-PDP, CNFET full adder cells,” J. Circuits Syst. Comput., Vol. 24, pp. 1–24, 2015. DOI:10.1142/S021-8126615501303
   Web of Science ®Google Scholar
• A. Rahman, L. Guo, S. Datta, and M. S. Lundstrom, “Theory of ballistic nanotransistors,” IEEE Trans. Electron Devices, Vol. 50, pp. 1853–1864, 2003. DOI:10.1109/TED.2003.815366
   Web of Science ®Google Scholar
• A. Raychowdhury, and K. Roy, “Carbon nanotube electronics: design of high-performance and low-power digital circuits,” IEEE Trans. Circuits Syst., Vol. 54, pp. 2391–2401, 2001. DOI:10.1109/TCSI.2007.907799
   Google Scholar
• Y. S. Mehrabani, R. F. Mirzaee, Z. Zareei, and S. M. Daryabari, “A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector,” J. Circuits Syst. Comput., Vol. 26, pp. 1–15, 2016.
   Web of Science ®Google Scholar
• N. R. Shanmugam, and S. Prasad, “Characteristics of Carbon Nanotubes for Nanoelectronic Device Applications,” in Nanopackaging, Cham: Springer, September 2018, pp. 597–628.
   Google Scholar
• P. Chandrasekhar, “CNT Applications in Microelectronics,“Nanoelectronics,” and “Nanobioelectronics”,” in Conducting Polymers, Fundamentals and Applications, Cham: Springer, March 2018, pp. 65–72.
   Google Scholar
• M. F. L. De Volder, S. H. Tawfick, R. H. Baughman, and A. J. Hart, “ Carbon nanotubes: present and future commercial applications,” Science, Vol. 339, no. 535, pp. 535–539, 2013. DOI:10.1126/science.1222453
   PubMedGoogle Scholar
• Q. Cao, and J. A. Rogers, “ Ultrathin films of single-walled carbon nanotubes for electronics and sensors: a review of fundamental and applied aspects,” Adv. Mater., Vol. 21, pp. 29–53, 2009. DOI:10.1002/adma.200801995
   Web of Science ®Google Scholar
• H. Hashempour, and F. Lombardi, “Circuit-Level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs,” in Proceedings of the IEEE Design, Automation & Test in Europe Conference & Exhibition, Nice, France, Apr. 16–20, 2007, pp. 1–6.
   Google Scholar
• S. Lin, Y.-B. Kim, F. Lombardi, and Y. J. Lee, “A new SRAM cell design using CNTFETs,” in Proceedings of the IEEE International SoC Design Conference, Busan, South Korea, Nov 24–25, 2008, pp. I:168–I:171.
   Google Scholar
• P. Avouris, J. Appenzeller, R. Martel, and S. J. Wind, “Carbon nanotube electronics,” Proc. of the IEEE, Vol. 91,no. 11, pp. 1772–1784, 2003. DOI:10.1109/JPROC.2003.818338
   Web of Science ®Google Scholar
• S. Abdolahzadegan, P. Keshavarzian, and K. Navi, “MVL current mode circuit design through carbon nanotube technology,” Eur. J. Sci. Res., Vol. 42, no. 1, pp. 152–63, 2010.
   Google Scholar
• S. Issam, A. Khater, A. Bellaouar, and M. I. Elmasry, “Circuit techniques for CMOS low power high performance multipliers,” IEEE J Solid-State Circuit, Vol. 31,pp. 1535–1544, 1996. DOI:10.1109/4.540066
   Web of Science ®Google Scholar
• K. Navi, A. Momeni, F. Sharifi, and P. Keshavarzian, “Two novel ultra-high speed carbon nanotube full-adder cells,” IEICE Electron., 1395–1401, 2009. DOI:10.1587/elex.6.1395
   Web of Science ®Google Scholar
• R. Zimmermann, and W. Fichtner, “Low-power logic styles: CMOS versus pass transistor logic,” IEEE J. Solid-State Circuits, 1079–1090, 1997. DOI:10.1109/4.597298
   Web of Science ®Google Scholar
• R. F. Mirzaee, M. H. Moaiyeri, and K. Navi, “High speed NP-CMOS and multi-output dynamic full adder cells,” Int. J. Electr. Comput. Sys. Eng., Vol. 4, no. 4, pp. 304–10, Mar. 2010.
   Google Scholar
• C. H. Chang, J. Gu, and M. Zhang, “A review of 0.18 μm full adder performances for tree structured arithmetic circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 686–695, 2005. DOI:10.1109/TVLSI.2005.848806
   Web of Science ®Google Scholar
• K. Navi, M. Rashtian, O. Hashemipour, A. Khatir, and P. Keshavarzian, “High speed capacitor-inverter based carbon nanotube full adder,” Nanoscale Res. Lett., 859–862, 2010. DOI:10.1007/s11671-010-9575-4
   PubMedGoogle Scholar
• K. Navi, R. S. Rad, M. H. Moaiyeri, and A. Momeni, “A low-voltage and energy efficient full adder cell based on carbon nanotube technology,” Nano. Micro. Lett., 114–120, 2010. DOI:10.1007/BF03353628
   Web of Science ®Google Scholar
• A. Khatir, A. Shaghayegh, and M. Iman, “High speed multiple valued logic Full Adder using Carbon nano Field Effect transistor,” Int. J. VLSI Des. Commun. Syst., Vol. 2, pp. 1–9, 2011. DOI:10.5121/vlsic.2011.2101
   Google Scholar
• M. Bagherizadeh1, and M. Eshghi, “Two novel low-power and high-speed dynamic carbon nanotube Full-Adder cells,” Nanoscale Res. Lett., Vol. 6, pp. 519–525, 2011. DOI:10.1186/1556-276X-6-519
   PubMed Web of Science ®Google Scholar
• R. Uma, and P. Dhavachelvan, “Modified gate diffusion input technique: A new technique for enhancing performance in Full Adder circuits,” in Proceedings of the 2nd International Conference on Communication, Computing & Security, Rourkela, Odisha, India, Oct. 6–8, 2012,pp. 74–81.
   Google Scholar
• T. F. Canan, H. Xin, and A. Louri, “10 and 8 T Full adders based on ambipolar XOR gates with SB-FinFETs,” in Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems,, December 9–12, Bordeaux, France, 2018, pp. 577–580.
   Google Scholar
• S. Hatefinasab, “CNTFET-based design of a high-efficient Full Adder using XOR logic,” J. Nano. Electron Phys., Vol. 8, no. 4(2), pp. 04061:1–6, 2016. DOI:10.21272/jnep.8(4(2)).04061.
   Google Scholar
• F. Jafarzadehpour, and P. Keshavarzian, “Low-power consumption ternary full adder based on CNTFET,” IET Circuits Devices Syst., Vol. 10, no. 5, pp. 365–374, Sep. 2016. DOI:10.1049/iet-cds.2015.0264
   Web of Science ®Google Scholar
• K. C. Sankisa, R. Sahoo, and S. K. Sahoo, “CNTFET Based Quaternary Full adder,” in Fourth International Conference on Devices, Circuits and Systems (ICDCS'18), 2018, pp. 181–185.
   Google Scholar
• B. Srinivasu, and K. Sridharan, “Carbon nanotube FET-based low-delay and low-power multi-digit adder designs,” IET Circuits Devices Syst., Vol. 11, no. 4, pp. 352–64, Sep. 2017.
   Web of Science ®Google Scholar
• S. K. Sahoo, G. Akhilesh, and R. Sahoo, “Design of an high performance carry generation circuit for ternary Full Adder using CNTFET,” IEEE Int. Symp. Nanoelectronic Inf. Syst., 46–49, 2017. DOI: 10.1109/iNIS.2017.19.
   Google Scholar
• A. Sadeghi1, N. Shiri1, and M. Rafiee, “High–efficient, ultra–low–power and high–speed 4:2 compressor with a New Full Adder cell for bioelectronics applications,” Circuits Syst. Signal Process., Vol. 39, pp. 6247–6275, June 2020. DOI:10.1007/s00034-020-01459-x
   Web of Science ®Google Scholar
• H. T. Tari, A. D. Zarandi, and M. R. Reshadinezhad, “Design of a high performance CNTFET-based full adder cell applicable in:carry ripple, carry select and carry skip adders,” Microelectron. Eng., Vol. 215, pp. 110980, 2019. DOI:10.1016/j.mee.2019.110980
   Web of Science ®Google Scholar
• A. Torkzadeh Mahani, and P. Keshavarzian, “A novel energy-efficient and high speed full adder using CNTFET,” Microelectron. J, Vol. 61, pp. 79–88, 2017. DOI:10.1016/j.mejo.2017.01.009
   Web of Science ®Google Scholar
• S. Hatefinasab, “Design a low power CNTFET-Based Full Adder using majority not function,” Electron J. Biol.,Vol. 12, no. 1, pp. 12–17, 2016.
   Google Scholar
• M. H. Moaiyeri, R. Faghih Mirzaee, K. Navi, and A. Momeni, “Design and analysis of a high-performance CNFET-based full adder,” Int. J. Electron., Vol. 99, pp. 113–130, 2012. DOI:10.1080/00207217.2011.623269
   Web of Science ®Google Scholar
• A. B. Rahin, and V. B. Rahin, “FinFET-based Full Adder using SDTSPC logic with high performance,” Int. J. Mechatron. Electr, Comput, Technol, (IJMEC), Vol. 10, no. 38,pp. 4773–4778, Oct. 2020.
   Google Scholar
• M. P. Kumar, M. Dharmendra, R. P. Sai, M. D. S. Shrity, and P. Vamsi, “An efficient full adder using FinFET technology,” Int, J, Manage, Technol, Eng,, Vol. IX, no. Issue III, pp. 4754–4761, Mar. 2019.
   Google Scholar