144
Views
0
CrossRef citations to date
0
Altmetric
Electronic Circuits, Devices and Components

Dependence of Lateral Straggle Parameter on DC, RF/Analog, and Linearity Performance in SOI FinFET

, &

References

  • D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, “Device scaling limits of Si MOSFETs and their application dependencies,” Proc. IEEE, Vol. 89, no. 3, pp. 259–88, 2001. DOI:10.1109/5.915374.
  • K. Roy, S. Mukhopadhyay, and H. M. Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, Vol. 91, no. 2, pp. 305–27, 2003.
  • D. Bhattacharya, and N. K. Jha, “FinFETs: From devices to architectures,” Adv. Electron, Vol. 2014, pp. 1–21, 2014. DOI:10.1155/2014/365689.
  • D. Hisamoto, et al., “FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, Vol. 47, no. 12, pp. 2320–5, 2000. DOI:10.1109/16.887014.
  • J.- Raskin, T. M. Chung, V. Kilchytska, D. Lederer, and D. Flandre, “Analog/RF performance of multiple gate SOI devices: Wideband simulations and characterization,” IEEE Trans. Electron Devices, Vol. 53, no. 5, pp. 1088–95, 2006. DOI:10.1109/TED.2006.871876.
  • B. Parvais, et al., “FinFET technology for analog and RF circuits,” in 2007 14th IEEE International Conference on Electronics, Circuits and Systems, Marrakech, 2007, pp. 182–5.
  • D. Lederer, et al., “Dependence of FinFET RF performance on fin width,” in Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, San Diego, CA, 2005. p. 4.
  • A. Kumar, “Analog and RF performance of a multigate FinFET at nano scale,” Superlattices Microstruct., Vol. 100, pp. 1073–80, 2016. DOI:10.1016/j.spmi.2016.10.073.
  • R. K. Sharma, C. A. Dimitriadis, and M. Bucher, “A comprehensive analysis of nanoscale single- and multi-gate MOSFETs,” Microelectronincs Journal, Vol. 52, pp. 66–72, 2016. DOI:10.1016/j.mejo.2016.03.004.
  • D. Sharma, and S. K. Vishvakarma, “Analyses of DC and analog/RF performances for short channel quadruple-gate gateall-around MOSFET,” Microelectron. J., Vol. 46, pp. 731–9, 2015. DOI:10.1016/j.mejo.2015.05.008.
  • R. Saha, B. Bhowmick, and S. Baishya, “Comparative analysis among SMG, DMG, and TMG FinFETs: RF/Analog and Digital Inverter performance,” Journal of Nanoelectronics and Optoelectronics, Vol. 13, no. 6, pp. 803–11, 2018. DOI:10.1166/jno.2018.2336.
  • R. Saha, B. Bhowmick, and S. Baishya, “Temperature effect on RF/analog and linearity parameters in DMG FinFET,” Appl. Phys. A, Vol. 124, no. 9, pp. 642, 2018. DOI:10.1007/s00339-018-2068-5.
  • N. B. Bousari, M. K. Anvarifard, and S. H. Nasiri, “Benefitting from High-κ Spacer Engineering in Balistic Triple-Gate Junctionless FinFET – a full quantum study,” Silicon, Vol. 12, pp. 2221–8, 2020. DOI:10.1007/s12633-019-00318-y.
  • N. P. Maity, R. Maity, S. Maity, and S. Baishya, “Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation,” J. Comput. Electron., Vol. 18, pp. 492–9, 2019. DOI:10.1007/s10825-018-01294-z.
  • N. B. Bousari, M. K. Anvarifard, and S. H. Nasiri, “Improving the electrical characteristics of nanoscale triple gate junctionless FinFET using gate oxide engineering,” International Journal of Electronics Communication (AEU), Vol. 108, pp. 226–34, 2019. DOI:10.1016/j.aeue.2019.06.017.
  • M. P. Kashyap, and R. Chaujar, “Gate oxide variability analysis of a novel 3 nm Truncated Fin–FinFET for high circuitry performance,” Silicon., Vol. 13, pp. 3249–3256, 2021.
  • K. Aditya, R. Singh, M. Kumar, R. Vega, and A. Dixit, “Impact of gamma-ray radiation on DC and RF performance of 10-nm bulk N-channel FinFETs,” IEEE Trans. Device Mater. Reliab., Vol. 20, no. 4, pp. 760–6, 2020.
  • D. Hisamoto, et al., “FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, Vol. 47, no. 12, pp. 2320–5, 2000.
  • R. H. Dennard, F. H. Gaensslen, V. L. Rideout, et al., “Design of ion-implanted MOSFET’s with very small physical dimensions,” IEEE J. Solid-State Circuits, Vol. 9, pp. 256–68, 1974.
  • K. Koley, A. Dutta, S. K. Saha, and C. K. Sarkar, “Effect of source/drain lateral straggle on distortion and intrinsic performance of asymmetric underlap DG-MOSFETs,” IEEE Journal of the Electron Devices Society, Vol. 2, no. 6, pp. 135–44, 2014.
  • G. S. Sivaram, S. Chakraborty, R. Das, A. Dasgupta, A. Kundu, and C. K. Sarka, “Impact of lateral straggle on the Analog/RF performance of asymmetric gate stack double gate MOSFET,” Superlattices Microstruct., Vol. 97, pp. 477–88, 2016.
  • S. Ghosh, K. Koley, and C. K. Sarkar, “Impact of the lateral straggle on the Analog and RF performance of TFET,” Microelectron. Reliab., Vol. 55, pp. 326–31, 2015.
  • S. Ghosh, K. Koley, and C. K. Sarkar, “Deep insight into linearity and NQS parameters of tunnel FET with emphasis on lateral straggle,” Micro Nano Lett., Vol. 13, no. 1, pp. 35–40, 2018.
  • R. Saha, K. Vanlalawmpuia, B. Bhowmick, and S. Baishya, “Deep insight into DC, RF/Analog, and digital inverter performance due to variation in straggle parameter for gate modulated TFET,” Mater. Sci. Semicond. Process., Vol. 91, pp. 102–07, 2019. DOI:10.1016/j.mssp.2018.11.011.
  • Z. Huajie, S. Yi, X. Qiuxia, L. Yongliang, and Y. Huaxiang, “Fabrication of Bulk-Si FinFET using CMOS compatible process,” Microelectron. Eng., Vol. 94, pp. 26–28, 2012.
  • X. Guo, et al., “Photolithography solutions for fabrication of Fin and Poly-gate in 14nm FinFET devices,” in 2015 China Semiconductor Technology International Conference, Shanghai, 2015, pp. 1–3.
  • K. Endo, et al., “Enhancement of FinFET performance using 25-nm-thin sidewall spacer grown by atomic layer deposition,” Solid-State Electron., Vol. 74, pp. 13–18, 2012.
  • TCAD Sentaurus User Guide. Synopsys Inc., Mountain View, CA, USA, 2013.
  • R. Rios, et al., “Comparison of junctionless and conventional trigate transistors with Lg down to 26 nm,” IEEE Electron Device Lett., Vol. 32, no. 9, pp. 1170–2, 2011. DOI:10.1109/LED.2011.2158978.
  • R. Saha, B. Bhowmick, and S. Baishya, “Statistical dependence of gate metal work function on various electrical parameters for an n-channel Si step-FinFET,” IEEE Trans. Electron Devices, Vol. 64, no. 3, pp. 969–76, 2017. DOI:10.1109/TED.2017.2657233.
  • N. B. Balamurugan, K. Sankaranarayanan, and M. F. John, “2D transconductance to drain current ratio modeling of dual material surrounding gate nanoscale SOI MOSFETs,” J. Semicond. Technol. Sci, Vol. 9, pp. 110–6, 2009. DOI:10.5573/JSTS.2009.9.2.110.
  • A. Kranti, and G. A. Armstrong, “Nonclassical channel design in MOSFETs for improving OTA gain-bandwidth trade-off,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 57, no. 12, pp. 3048–54, 2010. DOI:10.1109/TCSI.2010.2071470.
  • S. P. Kumar, A. Agrawal, R. Chaujar, R. S. Gupta, and M. Gupta, “Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistor,” Microelectron. Reliab., Vol. 51, pp. 587–96, 2011. DOI:10.1016/j.microrel.2010.09.033.
  • P. Ghosh, S. Haldar, R. S. Gupta, and M. Gupta, “An investigation of linearity performance and intermodulation distortion of GME CGT MOSFET for RFIC design,” IEEE Trans. Electron Devices, Vol. 59, no. 12, pp. 3263–8, 2012. DOI:10.1109/TED.2012.2219537.
  • B. Razavi. RF Microelectronics. Prentice Hall, London, UK, 1998.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.