A 23 dBm Gain Shaping Stacked Power Block CMOS Power Amplifier Achieving 36% PAE

References

• U. Eswaran, H. Ramiah, J. Kanesan, and A. W. Reza, “Design of wideband LTE power amplifier with novel dual stage linearizer for mobile wireless communication,” J. Circuits Syst. Comput, Vol. 23, no. 8, pp. 1–9, 2014. doi:10.1142/S0218126614501114.
   Web of Science ®Google Scholar
• E. Uthirajoo, H. Ramiah, J. Kanesan, and A. W. Reza, “Wideband LTE power amplifier with integrated novel analog pre-distorter linearizer for mobile wireless communications,” PLoS One, Vol. 9, no. 7, pp. 1–16, 2014. doi:10.1371/journal.pone.0101862.
   Web of Science ®Google Scholar
• U. Eswaran, H. Ramiah, and J. Kanesan, “Class-E power amplifier with novel pre-distortion linearization technique for 4G mobile wireless communications,” Elektron. ir Elektrotechnika, Vol. 20, no. 4, pp. 53–56, 2014. doi:10.5755/j01.eee.20.4.3185.
   Web of Science ®Google Scholar
• A. Afsahi, A. Behzad, V. Magoon, and L. E. Larson, “Linearized dual-band power amplifiers with integrated baluns in 65 nm CMOS for a 2 × 2 802.11n MIMO WLAN SoC,” IEEE J. Solid-State Circuits, Vol. 45, no. 5, pp. 955–966, 2010. doi:10.1109/JSSC.2010.2041401.
   Web of Science ®Google Scholar
• Z. Xiong Ren, et al., “A 2.45-GHz W-level output power CMOS power amplifier with adaptive bias and integrated diode linearizer,” Microelectronics. J., Vol. 46, no. 5, pp. 327–332, 2015. doi:10.1016/j.mejo.2014.12.009.
   Web of Science ®Google Scholar
• S. Mariappan, J. Rajendran, N. M. Noh, and H. Ramiah, “A 29-dBm OIP3 dual-stage power amplifier with analog pre-distorter in 0.18 µm CMOS for IoT transceiver,” IETEJ. Res, Vol. 2063, pp. 0–7, 2019. doi:10.1016/j.mejo.2014.12.009.
   Google Scholar
• H. Ahn, et al., “A fully integrated-32-db EVM broadband 802.11abgn/ac pa with an external pa driver in WLP 40-nm CMOS,” IEEE Trans. Microw. Theory Tech, Vol. 67, no. 5, pp. 1870–1882, 2019. doi:10.1109/TMTT.2019.2899332.
   Web of Science ®Google Scholar
• W. Lim, et al., “Dual-mode CMOS power amplifier based on load-impedance modulation,” IEEE Microw. Wirel. Components Lett, Vol. 28, no. 11, pp. 1041–1043, 2018. doi:10.1109/LMWC.2018.2871339.
   Web of Science ®Google Scholar
• G. Jeong, T. Joo, and S. Hong, “A highly linear and efficient CMOS power amplifier with cascode-cascade configuration,” IEEE Microw. Wirel. Components Lett, Vol. 27, no. 6, pp. 596–598, 2017. doi:10.1109/LMWC.2017.2701327.
   Web of Science ®Google Scholar
• S. Kang, G. Jeong, and S. Hong, “Study on dynamic body bias controls of RF CMOS cascode power amplifier,” IEEE Microw. Wirel. Components Lett, Vol. 28, no. 8, pp. 705–707, 2018. doi:10.1109/LMWC.2018.2849209.
   Web of Science ®Google Scholar
• M. Gilasgar, A. Barlabé, L. Pradell, and A. Abstract, “A 2. 4 GHz CMOS class-F power amplifier with reconfigurable load-impedance matching,” IEEE Trans. Circuits Syst. I Regul. Pap, Vol. 66, no. 1, pp. 31–42, 2019. doi:10.1109/TCSI.2018.2851608.
   Web of Science ®Google Scholar
• J. Du, Z. Wang, S. Member, J. Xu, and Y. Yang, “A current-injection class-E power amplifier,” IEEE Microw. Wirel. Components Lett, Vol. 30, no. 8, pp. 775–778, 2020. doi:10.1109/LMWC.2020.3000994.
   Web of Science ®Google Scholar
• S. Rodriguez, et al., “Static non-linearity in graphene field effect transistors,” IEEE Trans. Electron Devices, Vol. 61, no. 8, pp. 3001–3003, 2014.
   Web of Science ®Google Scholar
• R. S. Nitesh, J. Rajendran, H. Ramiah, and A. Abd Manaf, “A 700 MHz to 2.5 GHz cascode GaAs power amplifier for multi-band pico-cell achieving 20 dB gain, 40dBm to 45dBm OIP3 and 66% Peak PAE,” IEEE. Access., Vol. 6, pp. 818–829, 2017. doi:10.1109/ACCESS.2017.2776143.
   Web of Science ®Google Scholar
• T. Joo, B. Koo, and S. Hong, “A WLAN RF CMOS PA with large-signal MGTR method,” IEEE Trans. Microw. Theory Tech, Vol. 61, no. 3, pp. 1272–1279, 2013. doi:10.1109/TMTT.2013.2244228.
   Web of Science ®Google Scholar
• G. Jeong, S. Kang, T. Joo, and S. Hong, “An integrated dual-mode CMOS power amplifier with linearizing Body network,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 64, no. 9, pp. 1037–1041, 2017. doi:10.1109/TCSII.2016.2624302.
   Web of Science ®Google Scholar
• B. Park, et al., “High-Performance CMOS power amplifier with improved envelope tracking supply modulator,” IEEE Trans. Microw. Theory Tech, Vol. 64, no. 3, pp. 798–809, 2016. doi:10.1109/TMTT.2016.2518659.
   Web of Science ®Google Scholar
• D. Ren, Z. Ren, K. Zhang, X. Zou, W. Zou, and Y. Yu, “A 0.2-2.5 GHz CMOS power amplifier using transformer-based broadband matching network,” 2016 Int. Symp. Integr. Circuits, 31–34, 2016. doi:10.1109/ISICIR.2016.7829732.
   Google Scholar
• A. A. Modesto, F. Santos, J. H. Pereira, B. Leite, and A. A. Mariano, “A CMOS power amplifier with reconfigurable power cells and matching network for 2.4 GHz wireless communications,” AEU - Int. J. Electron. Commun, Vol. 111, pp. 152919, 2019. doi:10.1016/j.aeue.2019.152919.
   Web of Science ®Google Scholar
• J. Hur, et al., “A multilevel class-D CMOS power amplifier for an Out-phasing transmitter with a nonisolated power combiner,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 63, no. 7, pp. 618–622, 2016. doi:10.1109/TCSII.2016.2530199.
   Web of Science ®Google Scholar