https://orcid.org/0000-0001-7778-1376
References
- E. G. Friedman, “Clock distribution networks in synchronous digital integrated circuits,” Proc. IEEE, Vol. 89, pp. 665–92, 2001. doi:10.1109/5.929649
- J. Muttersbach, “Globally-asynchronous locally-synchronous architectures for VLSI systems,” Ph.D. thesis, ETH, Zurich, 2001.
- M. Krstic, and E. Grass, “System integration by request-driven GALS design,” IEEE Proc. Comput. Digit Tech., Vol. 153, no. 5, pp. 362–72, September 2006. doi:10.1049/ip-cdt:20050210
- J. Potes, R. Soares, E. Carvalho, F. Moraes, and N. Calazans, “SCAFFI: An intrachip FPGA asynchronous interface based on hard macros,” in 25th International Conference on Computer Design, 2007, pp. 541–546. doi:10.1109/ICCD.2007.4601950
- D. L. Oliveira, L. A. Faria, and E. Lussari, “Design of an improved and robust asynchronous wrapper (AW) for FPGA applications,” J. Integr. Circuits Syst., Vol. 8, no. 1, pp. 54–63, 2013. doi:10.29292/jics.v8i1.372
- D. L. Oliveira, T. Curtinhas, L. A. Faria, J. L. V. Oliveira, and L. Romano, “Design of gated-clock asynchronous wrappers for multi-point GALS systems,” IEEE ANDESCON, 1–4, 2016. doi:10.1109/ANDESCON.2016.7836214
- D. L. Oliveira, E. Lussari, S. S. Sato, and L. A. Faria, “An asynchronous interface with robust control for globally asynchronous locally-synchronous systems,” J. Technol. Manage., Vol. 5, no. 1, pp. 91–102, 2013. doi:10.5028/jatm.v5i1.191
- D. M. Chapiro, “Globally-asynchronous locally-synchronous systems,” PhD thesis, Stanford University. October 1984.
- P. Techan, M. Greenstreet, and G. Lemieux, “A survey and taxonomy of GALS design styles,” IEEE Des. Test Comput., Vol. 24, pp. 418–28, September–October 2007. doi:10.1109/MDT.2007.151
- Y.-T. Chang, W.-C. Chen, H.-Y. Tsai, W.-M. Cheng, C.-J. Chen, and F.-C. Cheng, “A Low-latency GALS interface implementation,” in 2010 IEEE Asia Pacific Conference on Circuits and Systems, 6–9 Dec. 2010, pp. 1183–1186. doi:10.1109/APCCAS.2010.5774997
- E. Amini, M. Najibi, and H. Pedram, “Globally asynchronous locally synchronous wrapper circuit based on clock gating,” in Symposium on Emerging VLSI Technologies and Architectures, 2006. doi:10.1109/ISVLSI.2006.48
- D. Kim, M. Kim, and G. E. Sobelman, Asynchronous FIFO interfaces for GALS on-chip switched networks. SoC, 2005.
- A. Chakraborty, and M. R. Greenstreet. Efficient self-timed interfaces for crossing clock domains. Ninth International Symposium on Asynchronous Circuits and Systems, ASYNC, 2003. pp. 78–88. doi:10.1109/ASYNC.2003.1199168
- D. L. Oliveira, T. Curtinhas, L. A. Faria, H. A. Delsoto, and L. Romano, “Design of low-latency asynchronous wrapper for GALS systems,” in XVIII Simpósio de Aplicações Operacionais em Áreas de Defesa (SIGE), 2016.
- A. Reddy Ravi, “Globally-asynchronous, locally-synchronous wrapper configurations for point-to-point and multi-point data communication,” Master thesis, University of Central Florida, 2004.
- K. Y. Yun, and R. P. Donohue, “Pausible clocking: A first step toward heterogeneous systems,” in Proceedings of International Conference on Computer Design (ICCD), Texas, USA, Oct. 7–9, 1996, pp. 118–23.
- D. S. Bormann, and P. Y. K. Cheung, “Asynchronous wrapper for heterogeneous systems,” in Proceedings of International Conference on Computer Design (ICCD), Texas, USA, Oct. 12–15, 1997, pp. 307–14.
- D. L. Oliveira, T. Curtinhas, L. A. Faria, L. and Romano, “A novel asynchronous interface with pausible clock for partitioned synchronous modules,” in IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 2015, pp. 1–4. doi:10.1109/LASCAS.2015.7250441
- T. Curtinhas, D. L. Oliveira, O. Saotome, and J. B. Brandolin, “FPGA implementation of low-latency robust asynchronous interfaces for GALS systems,” in Electronics Electrical Engineering and Computing (INTERCON) 2018 IEEE XXV International Conference, 2018, pp. 1–4. doi:10.1109/LASCAS.2015.7250441