Optimization of On-Chip Meander Line Resistor by Using DOE Method

References

• S. R. Das, S. N. Biswas, D. Biswas, E. M. Petriu, and M. H. Assaf, “System-on-chips design using ISCAS benchmarks circuits – an approach to fault injection and simulation based on Verilog HDL,” IETE. J. Res., Vol. 58, no. 2, pp. 107–113, June 2012.
   Web of Science ®Google Scholar
• S. Chaturvedi, G. Sai Saravanan, M. K. Bhat, S. Bhalke, S. L. Badnikar, R. Muralidharan, and S. K. Koul, “Design and electrical characterization of water-level micro package for GaAs-based RFMEMS switches,” IETE. J. Res., Vol. 59, no. 3, pp. 201–209, August 2013.
   Web of Science ®Google Scholar
• P. N. Patel, “Thick-Film chip resistors: design, fabrication and application,” IETE. J. Res., Vol. 26, no. 2, pp. 134–136, July 2015.
   Google Scholar
• A. J. Drisko, R. A. Chamberlin, J. C. Booth, N. D. Orloff, and C. J. Long, “Optimal series resistors for on-wafer calibrations,” IEEE Transaction on Microwave Theory and Techniques (Early Access) November 2019.
   Google Scholar
• C. Wang, and N.-Y. Kim, “Optimization of NiCr thin film resistor on semi-insulating-GaSa substrate in advanced integrated passive device process,” IETE. J. Res., Vol. 58, no. 4, pp. 279–283, Sep 2014.
   Web of Science ®Google Scholar
• R. Bhattacharya, R. Gupta, A. Basu, K. Rawat, and S. K. Koul, “A fully integrated dual-band CMOS power amplifier using a variable switched interstage matching network,’,” IETE. J. Res., Vol. 60, no. 2, pp. 139–144, June 2014.
   Web of Science ®Google Scholar
• X. Zhang, C. Wang, and L. Zhao, “A multiple-feedback UWB LNA with Low noise and improved linearity,” IETE. J. Res., Vol. 64, no. 4, pp. 442–450, April 2018.
   Web of Science ®Google Scholar
• J. B. Kammerer, L. Hebrard, V. Frick, P. Poure, and F. Braun, “Design and modeling of a voltage controlled N- well resistor using the MOS tunneling diode structure,” Conf. Electron Circuits Syst., Vol. 3, pp. 1123–1126, December 2002.
   Google Scholar
• N. M. Nguyen, and R. G. Meyer, “Si IC-compatible inductors and LC passive filters,” IEEE J. Solid-State Circuits, Vol. 25, pp. 1028–1031, August 1990.
   Web of Science ®Google Scholar
• M. Rizwan, and D. M. Jamal, “Accurate modeling and parameter extraction for meander-line N-well resistors,” IEEE Trans. Electron Devices, Vol. 52, pp. 1364–1369, December 2005.
   Web of Science ®Google Scholar
• M. Rizwan, and D. M. Jamal, “A scalable meander-line resistor model for silicon RFIC's,” IEEE Trans. Electron Dev., Vol. 49, no. 1, pp. 187–190, August 2002.
   Web of Science ®Google Scholar
• R. Morariu, J. Wang, A. C. Cornescu, A. Al-Khalidi, A. Ofiare, J. M. L. Figueiredo, and E. Wasige, “Accurate small-signal equivalent circuit modeling of resonant tunneling diodes to 110 GHz,” IEEE Trans. Microwave Theory Tech., Vol. 67, no. 911, pp. 4332–4340, September 2019.
   Google Scholar
• C. Rana, N. Afzal, and D. Prasad, “Low-power analogue computational blocks based on high-performance floating gate MOSFET resistor,” Int. J. Electron., Vol. 106, no. 5, pp. 663–678, January 2019.
   Web of Science ®Google Scholar
• L. F. Mao, “Effects of dielectric constant mismatch on capacitance-voltage curve,” IETE. J. Res., Vol. 55, no. 5, pp. 218–221, September 2014.
   Google Scholar
• K. S. Devendra, K. K. Brajesh, and R. K. Sharmac, “Effect of coupling parasitics and CMOS driver width on transition time for dynamic inputs,” Int. J. Electron., Vol. 101, no. 5, pp. 654–666, June 2013.
   Web of Science ®Google Scholar
• V. R. Kumbhare, P. P. Paltani, and M. K. Majumde, “Impact of Interconnect spacing on Crosstalk for multi-layered graphene nanoribbon,” IETE J. Res., July 2019. https://doi.org/10.1080/03772063.2019.1637788
   Web of Science ®Google Scholar
• T. Noulis, and P. Baumgartner, “Substrate cross-talk analysis flow for submicron CMOS system-on-chip,” Electron. Lett., Vol. 51, pp. 953–954, June 2015.
   Web of Science ®Google Scholar
• W. Jacob, “The effect of distance and angel on Electronic couplings between F8BT-based oligomers,” DePaul Discoveries, Vol. 7, pp. Article 7, May 2018.
   Google Scholar
• X. Ji, and S. Kang. “A study on problem solving strategy using experiment of design,” China Semiconductor Technology International Conference (CSTIC), May 2017.
   Google Scholar
• D. Ray, and T. Roberts. “DOE for product and process optimization, robustness, and tolerance design: 40 mm IR illumination grenade,” Reliability and Maintain-ability, Annual Symposium, March 2017.
   Google Scholar
• P. Mahouti, M. A. Belen, H. P. Partal, S. Demirel, and F. Güneú. “Miniaturization with dumbbell shaped defected ground structure for power divider designs using Sonnet,” International Review of Progress in Applied Computational Electromagnetics (ACES), May 2015.
   Google Scholar
• Sonnet Software. Sonnet high frequency electromagnetic software. Available: https://www.sonnetsoftware.com.
   Google Scholar
• Z. Binchao, J. Cheng, and S. Z. Xiang, “Low-profile broadband absorber based on multimode resistor embedded metallic strips,” IEEE Trans. Microwave Theory Tech., Vol. 68, pp. 835–843, March 2020.
   Web of Science ®Google Scholar
• S. Wen, S. Hisashi, and H. Rashaunda, “A unified equivalent-circuit model for coplanar waveguides with silicon-substrate skin-effect modeling,” IEEE Trans. Microwave Theory Tech., Vol. 64, pp. 1727–1735, June 2019.
   Google Scholar
• G. M. Jeronimo, and R. T. Torres, “Identifying the loss components contributing to the series resistance of shielded on-chip coplanar waveguide interconnects,” IEEE Trans. Microwave Theory Tech., Vol. 67, pp. 2208–2215, June 2019.
   Web of Science ®Google Scholar
• Z. Mohammed, and M. Rasras. “Optimization of finger spacing and spring constant in comb type capacitive accelerometer,” IEEE International Nanoelectronics Conference (INEC), October 2016.
   Google Scholar
• F. D. Mbairi, W. P. Siebert, and H. Hjalmar, “High-frequency transmission lines crosstalk reduction using spacing rules,” IEEE Trans. Compon. Packag. Technol., Vol. 31, pp. 601–610, September 2016.
   Google Scholar
• F. Chen, P. McLaughlin, J. Gambio, E. Wu, J. Demarest, D. Meatyard, and M. Shinosky, “The effect of metal area and line spacing on TDDB characteristics of 45 nm low-k SiCOH dielectrics,” in IEEE International Reliability Physics Symposium, Phoenix, April 2017.
   Google Scholar
• R. P. F. Edenir, M. V. P. Fabiola, and G. L. Sherlan, “Introducing factorial design concepts using experiments with multicolored chocolates,” Art. Chem. Educ., Vol. 14, pp. 200–203, December 2009.
   Google Scholar
• P. Worsfold, A. Townsjend, and C. Poole. Encyclopedia of Analytical Science, 2nd ed. San Diego, USA: Elsevier, September 2005.
   Google Scholar
• X. Ji, and S. Kang. “A study on problem solving strategy using experiment of design,” China Semiconductor Technology International Conference (CSTIC), May 2017.
   Google Scholar
• D. R. Cox. Planning Experiments. New York, USA: John Wiley and Sons, April 1960.
   Google Scholar
• G. M. Clarke, and R. E. Kempson. Introduction to the Design and Analysis of Experiments. London, England: Arnold, November 1996.
   Google Scholar
• D. C. Montgomery. Design and Analysis of Experiments, 4th ed. New York, USA: John WIley & Sons, Inc, November 1997.
   Google Scholar
• D. P. Obeng, T. S. Morrell, and T. J. Napier-Munn, “Application of central composite rotatable design to modelling the effect of some operating variables on the performance of the three-product cyclone,” Int. J. Miner. Process., Vol. 76, pp. 181–192, June 2005.
   Web of Science ®Google Scholar
• R. Dehghan, M. Noaparast, M. Klahdoozan, and S. M. Mousavi, “Statistical evaluation and optimization of factors affecting the leaching performance of a sphalerite concentrate,” Int. J. Miner. Process., Vol. 89, pp. 9–16, December 2008.
   Web of Science ®Google Scholar
• S. Sharma, N. Sharma, and G. D. Gupta, “Optimizing of promethazine theoclate fast dissolving tablet using pore forming technology by 3-factor, 3-level response surface-full factorial design,” Arch. Pharmacal Res., Vol. 33, pp. 1199–1207, August 2010.
   PubMed Web of Science ®Google Scholar