Fast and Low-Power CMOS and CNFET based Hysteresis Voltage Comparator

REFERENCES

• J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. 2nd ed. Pearson Education India, May 2016. Available: https://www.meripustak.com/Digital-Integrated-Circuits-A-Design-Perspective-2E-139972.
   Google Scholar
• B. Razavi. Design of Analog CMOS Integrated Circuits. McGraw-Hill Series in Electrical and Computer Engineering. Boston, MA: McGraw-Hill, 2001.
   Google Scholar
• J. P. Uyemura, “Analog CMOS circuits,” in Circuit Design for CMOS VLSI, J. P. Uyemura, Ed. Boston, MA: Springer US, 1992, pp. 395–415.
   Google Scholar
• P. E. Allen. CMOS Analog Circuit Design. International 3rd ed. New York: Oxford University Press, 2012.
   Google Scholar
• P. O. Pouliquen, “A ratioless and biasless static CMOS level shifter,” in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 4097–4100.
   Google Scholar
• M. Lanuzza, P. Corsonello, and S. Perri, “Low-power level shifter for multi-supply voltage designs,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 59, no. 12, pp. 922–926, 2012.
   Web of Science ®Google Scholar
• A low-power subthreshold to above-threshold voltage level shifter. IEEE Trans. Circuits Syst. II: Express Briefs, Vol. 61, no. 10, pp. 753–757, 2014.
   Google Scholar
• M. Lanuzza, P. Corsonello, and S. Perri, “Fast and wide range voltage conversion in multisupply voltage designs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 23, no. 2, pp. 388–391, 2015.
   Web of Science ®Google Scholar
• S. Kabirpour, and M. Jalali, “A low-power and high-speed voltage level shifter based on a regulated cross-coupled pull-up network,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 66, no. 6, pp. 909–913, 2019.
   Web of Science ®Google Scholar
• A. Pierin, S. Gregori, O. Khouri, R. Micheloni, and G. Torelli, “High-speed lowpower sense comparator for multilevel ash memories,” in ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445), Vol. 2, 2000, pp. 759–762.
   Google Scholar
• A. Cabrini, R. Micheloni, O. Khouri, S. Gregori, and G. Torelli, “High input range sense comparator for multilevel ash memories,” in 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), Vol. 2, 2004, pp. II–657.
   Google Scholar
• M. Suzuki, et al., “A current-mode column comparator circuit for high-speed, low-power on-chip cache-tag memories,” in Digest of Technical Papers., 1990 Symposium on VLSI Circuits, 1990, pp. 117–118.
   Google Scholar
• D. Gupta, V. Hugo, A. Khanna, and P. L. Mehta. Smart Sensors for Industrial Internet of Things. Boston, MA: Springer, 2021.
   Google Scholar
• A. K. Gupta, and R. Johari, “IOT based electrical device surveillance and control system,” in 2019 4th International Conference on Internet of Things: Smart Innovation and Usages (IoT-SIU), 2019, pp. 1–5.
   Google Scholar
• D. Sehrawat, and N. S. Gill, “Smart sensors: analysis of different types of IOT sensors,” in 2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI), 2019, pp. 523–528.
   Google Scholar
• F. Wu, T. Wu, and M. R. Yuce, “Design and implementation of a wearable sensor network system for IOT-connected safety and health applications,” in 2019 IEEE 5th World Forum on Internet of Things (WF-IoT), 2019, pp. 87–90.
   Google Scholar
• 2005 International Technology Roadmap for Semiconductors (ITRS).
   Google Scholar
• T. Saito, and S. Komatsu, “A low voltage hysteresis comparator for low power applications,” in 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2017, pp. 427–430.
   Google Scholar
• D. J. Allstot, “A precision variable-supply CMOS comparator,” IEEE J. Solid-State Circuits, Vol. 17, no. 6, pp. 1080–1087, 1982.
   Web of Science ®Google Scholar
• Y. Li, D. Zhao, and W. A. Serdijn, “A sub-microwatt asynchronous level-crossing ADC for biomedical applications,” IEEE Trans. Biomed. Circuits Syst., Vol. 7, no. 2, pp. 149–157, 2013.
   PubMed Web of Science ®Google Scholar
• A. S. Vidhyadharan, A. Satheesh, K. Pragnaa, and S. Vidhyadharan, “High-speed and area-efficient CMOS and CNFET-based level-shifters,” Circuits Syst. Signal Process., Vol. 41, no. 8, pp. 4649–4670, Aug. 2022. doi:10.1007/s00034-022-01999-4.
   Web of Science ®Google Scholar
• O. Hashemipour, M. H. Moaiyeri, R. F. Mirzaee, A. Doostaregan, and K. Navi, “A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits,” IET Comput. Digit. Tech., Vol. 7, no. 4, pp. 167–181, Jul. 2013.
   Web of Science ®Google Scholar
• J. Deng, and H.-P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application Part I: model of the intrinsic channel region,” IEEE Trans. Electron Devices, Vol. 54, no. 12, pp. 3186–3194, Dec. 2007.
   Web of Science ®Google Scholar
• J. Deng, and H. S. P. Wong, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: full device model and circuit performance benchmarking,” IEEE Trans. Electron Devices, Vol. 54, pp. 3195–3205, 2007.
   Web of Science ®Google Scholar