Hardware Design and Implementation of FPGA Controlled Seven-Level Reduced Switch MLI

REFERENCES

• M. Vijeh, M. Rezanejad, E. Samadaei, and K. Bertilsson, “A general review of multilevel inverters based on main submodules: Structural point of view,” IEEE Trans. Power Electron., Vol. 34, no. 10, pp. 9479–502, 2019. DOI: 10.1109/TPEL.2018.2890649.
   Web of Science ®Google Scholar
• J. Rodriguez, J.-S. Lai, and F. Z. Peng, “Multilevel inverters: A survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron., Vol. 49, no. 4, pp. 724–38, Aug. 2002. DOI: 10.1109/TIE.2002.801052.
   Web of Science ®Google Scholar
• L. Wang, Q. H. Wu, and W. Tang, “Novel cascaded switched-diode multilevel inverter for renewable energy integration,” IEEE Trans. Energy Convers., Vol. 32, no. 4, pp. 1574–82, 2017. DOI: 10.1109/TEC.2017.2710352.
   Web of Science ®Google Scholar
• S. Ray, N. Gupta, and R. A. Gupta, “A comprehensive review on cascaded h-bridge inverter-based large-scale grid-connected photovoltaic,” IETE Tech. Rev., Vol. 34, pp. 463–77, 2017. DOI: 10.1080/02564602.2016.1202792
   Web of Science ®Google Scholar
• S. Jain, and V. Sonti, “A highly efficient and reliable inverter configuration based cascaded multilevel inverter for PV systems,” IEEE Trans. Ind. Electron., Vol. 64, no. 4, pp. 2865–75, Apr. 2017. DOI: 10.1109/TIE.2016.2633537.
   Web of Science ®Google Scholar
• A. Kshirsagar, R. S. Kaarthik, A. Rahul, K. Gopakumar, L. Umanand, S. K. Biswas, and C. Cecati, “17-level inverter with low component count for open-end induction motor drives,” IET Power Electron., Vol. 11, pp. 922–9, 2018. DOI: 10.1049/iet-pel.2017.0492.
   Web of Science ®Google Scholar
• J. Rodríguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, “Multilevel voltage-source-converter topologies for industrial medium-voltage drives,” IEEE Trans. Ind. Electron., Vol. 54, no. 6, pp. 2930–45, Dec. 2007. DOI: 10.1109/TIE.2007.907044.
   Web of Science ®Google Scholar
• M. Farhadi Kangarlu, E. Babaei, and S. Laali, “Symmetric multilevel inverter with reduced components based on non-insulated DC voltage sources,” IET Power Electron., Vol. 5, no. 5, pp. 571–81, 2012. DOI: 10.1049/iet-pel.2011.0263.
   Web of Science ®Google Scholar
• E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, “An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components,” IEEE Trans. Ind. Electron., Vol. 63, no. 11, pp. 7148–56, Nov. 2016. DOI: 10.1109/TIE.2016.2520913.
   Web of Science ®Google Scholar
• E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, “A square T-type (ST-type) module for asymmetrical multilevel inverters,” IEEE Trans. Power Electron., Vol. 33, no. 2, pp. 987–96, Feb. 2018. DOI: 10.1109/TPEL.2017.2675381.
   Web of Science ®Google Scholar
• A. Mokhberdoran, and A. Ajami, “Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology,” IEEE Trans. Power Electron., Vol. 29, no. 12, pp. 6712–24, Dec. 2014. DOI: 10.1109/TPEL.2014.2302873.
   Web of Science ®Google Scholar
• R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, “Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter With minimum number of power electronic components,” IEEE Trans. Ind. Electron., Vol. 61, no. 10, pp. 2300–10, Oct. 2014.
   Web of Science ®Google Scholar
• V. Anand, and V. Singh, “Compact symmetrical and asymmetrical multilevel inverter with reduced switches,” Int. Trans. Electr. Energy Syst., Vol. 30, no. 8, pp. 1–20, 2020. DOI: 10.1002/2050-7038.12458.
   Web of Science ®Google Scholar
• R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, “New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels,” IET Power Electron., Vol. 7, no. 1, pp. 96–104, 2014. DOI: 10.1049/iet-pel.2013.0156.
   Web of Science ®Google Scholar
• A. K. Yadav, K. Gopakumar, R. Krishna Raj, L. Umanand, S. Bhattacharya, and W. Jarzyna, “A hybrid 7-level inverter using low-voltage devices and operation with single DC-link,” IEEE Trans. Power Electron., Vol. 34, no. 10, pp. 9844–53, Oct 2019. DOI: 10.1109/TPEL.2018.2890371.
   Web of Science ®Google Scholar
• K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, “Multilevel inverter topologies with reduced device count: A review,” IEEE Trans. Power Electron., Vol. 31, no. 1, pp. 135–51, Jan. 2016. DOI: 10.1109/TPEL.2015.2405012.
   Web of Science ®Google Scholar
• R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, “Reduction of power electronic elements in multilevel converters using a new cascade structure,” IEEE Trans. Ind. Electron., Vol. 62, no. 1, pp. 256–69, Jan. 2015. DOI: 10.1109/TIE.2014.2331012.
   Web of Science ®Google Scholar
• E. Babaei, S. Alilu, and S. Laali, “A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge,” IEEE Trans. Ind. Electron., Vol. 61, no. 8, pp. 3932–9, Aug. 2014. DOI: 10.1109/TIE.2013.2286561.
   Web of Science ®Google Scholar
• S. Majumdar, B. Mahato, and K. C. Jana, “Analysis of most optimal multi-unit multi-level inverter having minimum components and lower standing voltage,” IETE Tech. Rev., Vol. 38, no. 2, pp. 1–17, Aug. 2020. DOI: 10.1080/02564602.2020.1799874.
   Google Scholar
• S. Paul, K. C. Jana, S. Majumdar, P. K. Pal, and B. Mahato, “Performance analysis of a multi-module staircase (MM-STC) type multilevel inverter with reduced component count and improved efficiency,” IEEE. J. Emerg. Sel. Top. Power. Electron., Vol. 10, no. 6, pp. 6619–6633, Dec. 2022.
   Web of Science ®Google Scholar
• K. Muralikumar, and P. Ponnambalam, “Analysis of cascaded multilevel inverter with a reduced number of switches for reduction of total harmonic distortion,” IETE. J. Res., Vol. 69, no. 1, pp. 295–308, 2023.
   Google Scholar
• V. Anand, and V. Singh, “Implementation of cascaded asymmetrical multilevel inverter for renewable energy integration,” Int. J. Circuit Theory Appl., Vol. 49, pp. 1776–94, 2021. DOI: 10.1002/cta.2944.
   Web of Science ®Google Scholar
• E. Babaei, S. Laali, and Z. Bayat, “A single-phase cascaded multilevel inverter based on a new basic unit With reduced number of power switches,” IEEE Trans. Ind. Electron., Vol. 62, no. 2, pp. 922–9, Feb. 2015. DOI: 10.1109/TIE.2014.2336601.
   Web of Science ®Google Scholar
• E. Babaei, “A cascade multilevel converter topology with reduced number of switches,” IEEE Trans. Ind. Electron., Vol. 23, no. 6, pp. 2657–64, Nov. 2008. DOI: 10.1109/TPEL.2008.2005192.
   Google Scholar
• M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, “Optimal design of a new cascaded multilevel inverter topology with reduced switch count,” IEEE. Access., Vol. 7, pp. 24498–510, 2019. DOI: 10.1109/ACCESS.2019.2890872
   Web of Science ®Google Scholar
• M. D. Siddique, J. S. Mohamed Ali, S. Mekhilef, A. Mustafa, N. Sandeep, and D. Almakhles, “Reduced switch count based single source 7L boost inverter topology,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 67, no. 12, pp. 3252–6, Dec. 2020. DOI: 10.1109/TCSII.2020.2988090.
   Web of Science ®Google Scholar
• T. B. Hashfi, S. Mekhilef, M. Mubin, M. Seyedmahmoudian, B. Horan, and A. Stojcevski, “Adaptive carrier-based PDPWM control for modular multilevel converter with fault-tolerant capability,” IEEE. Access., Vol. 8, pp. 26739–48, 2020. DOI: 10.1109/ACCESS.2020.2970725.
   Web of Science ®Google Scholar
• S.-M. Kim, E.-J. Lee, J.-S. Lee, and K.-B. Lee, “An improved phase-shifted DPWM method for reducing switching loss and thermal balancing in cascaded H-bridge multilevel inverter,” IEEE. Access., Vol. 8, pp. 187072–83, 2020. DOI: 10.1109/ACCESS.2020.3030261.
   Web of Science ®Google Scholar
• L. He, J. Sun, Z. Lin, and B. Cheng, “Capacitor-voltage self-balance seven-level inverter with unequal amplitude carrier-based APODPWM,” IEEE Trans. Power Electron., Vol. 36, no. 12, pp. 14002–13, Dec. 2021. DOI: 10.1109/TPEL.2021.3089620.
   Web of Science ®Google Scholar
• J.-S. Choi, and F.-s. Kang, “Seven-Level PWM inverter employing series-connected capacitors paralleled to a single DC voltage source,” IEEE Trans. Ind. Electron., Vol. 62, no. 6, pp. 3448–59, Jun. 2015.
   Web of Science ®Google Scholar
• E. Babaei, M. F. Kangarlu, and M. Sabahi, “Extended multilevel converters: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters,” IET Power Electron., Vol. 7, no. 1, pp. 157–66, 2014. DOI: 10.1049/iet-pel.2013.0057.
   Web of Science ®Google Scholar
• J. S. Mohamed Ali, R. S. Alishah, N. Sandeep, S. H. Hosseini, E. Babaei, K. Vijayakumar, and U. R. Yaragatti, “A New generalized multilevel converter topology based on cascaded connection of basic units,” IEEE. J. Emerg. Sel. Top. Power. Electron., Vol. 7, no. 4, pp. 2498–512, Dec. 2019. DOI: 10.1109/JESTPE.2018.2885209.
   Web of Science ®Google Scholar
• E. Babaei, S. Laali, and S. Alilu, “Cascaded multilevel inverter with series connection of novel H-bridge basic units,” IEEE Trans. Ind. Electron., Vol. 61, no. 12, pp. 6664–71, Dec. 2014. DOI: 10.1109/TIE.2014.2316264.
   Web of Science ®Google Scholar
• M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. Mohamed Ali, and F. Blaabjerg, “A new switched capacitor 7L inverter with triple voltage gain and low voltage stress,” IEEE Trans. Circuits Syst. Express Briefs, Vol. 67, no. 7, pp. 1294–8, Jul. 2020. DOI: 10.1109/TCSII.2019.2932480.
   Web of Science ®Google Scholar
• W. Lin, J. Zeng, B. Fu, Z. Yan, and J. Liu. “Switched-capacitor based seven-level boost inverter with reduced devices,” Early Access Article 2021, CSEE.
   Google Scholar
• Y. Hinago, and H. Koizumi, “A switched-capacitor inverter using series/parallel conversion with inductive load,” IEEE Trans. Ind. Electron., Vol. 59, no. 2, pp. 878–87, Feb. 2012. DOI: 10.1109/TIE.2011.2158768.
   Web of Science ®Google Scholar
• Y. Wang, Y. Yuan, G. Li, Y. Ye, K. Wang, and J. Liang, “A T-type switched-capacitor multilevel inverter with low voltage stress and self-balancing,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 68, no. 5, pp. 2257–70, May 2021. DOI: 10.1109/TCSI.2021.3060284.
   Web of Science ®Google Scholar
• Y. Ye, W. Peng, and Y. Yi, “Analysis and optimal design of switched-capacitor seven-level inverter with hybrid PWM algorithm,” IEEE Trans. Ind. Inf., Vol. 16, no. 8, pp. 5276–85, Aug. 2020. DOI: 10.1109/TII.2019.2955954.
   Web of Science ®Google Scholar
• A. Iqbal, M. D. Siddique, J. S. Mohamed Ali, S. Mekhilef, and J. Lam, “A new eight switch seven level boost active neutral point clamped (8S-7L-BANPC) inverter,” IEEE. Access., Vol. 8, pp. 203972–81, 2020. DOI: 10.1109/ACCESS.2020.3036483.
   Web of Science ®Google Scholar
• M. Jagabar Sathik, N. Sandeep, and F. Blaabjerg, “High gain active neutral point clamped seven-level self-voltage balancing inverter,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 67, no. 11, pp. 2567–71, Nov. 2020.
   Web of Science ®Google Scholar
• S. S. Lee, C. S. Lim, and K.-B. Lee, “Novel active-neutral-point-clamped inverters with improved voltage-boosting capability,” IEEE Trans. Power Electron., Vol. 35, no. 6, pp. 5978–86, Jun. 2020. DOI: 10.1109/TPEL.2019.2951382.
   Web of Science ®Google Scholar
• M. Chen, P. C. Loh, Y. Yang, and F. Blaabjerg, “A six-switch seven-level triple-boost inverter,” IEEE Trans. Power Electron., Vol. 36, no. 2, pp. 1225–30, Feb. 2021. DOI: 10.1109/TPEL.2020.3010010.
   Web of Science ®Google Scholar
• J.-C. Wu, and C.-W. Chou, “A solar power generation system with a seven-level inverter,” IEEE Trans. Power Electron., Vol. 29, no. 7, pp. 3454–62, Jul. 2014.
   Web of Science ®Google Scholar
• J. Zhao, Y. Chen, J. Zeng, and J. Liu, “Low-voltage stress seven-level inverter based on symmetrical capacitors,” IEEE. J. Emerg. Sel. Top. Power. Electron., Vol. 10, no. 3, pp. 3033–44, Jun. 2022. DOI: 10.1109/JESTPE.2021.3127161.
   Web of Science ®Google Scholar
• C.-H. Hsieh, T.-J. Liang, S.-M. Chen, and S.-W. Tsai, “Design and implementation of a novel multilevel DC–AC inverter,” IEEE Trans. Ind. Appl., Vol. 52, no. 3, pp. 2436–43, May/Jun. 2016. DOI: 10.1109/TIA.2016.2527622.
   Web of Science ®Google Scholar