47
Views
0
CrossRef citations to date
0
Altmetric
Electronic Circuits, Devices, and Components

Improved Q-Factor 3D Double-Layered On-Chip Resistor with Shielded Ground Conductor

ORCID Icon &

References

  • V. R. Kumbhare, “Impact of interconnect spacing on crosstalk for multi-layered graphene nanoribbon,” IETE. J. Res., Vol. 68, no. 2, pp. 1064–73, Jul. 2019. DOI: 10.1080/03772063.2019.1637788.
  • I. Erdin, and R. Achar, “Decoupling capacitor placement on resonant parallel-plates via driving point impedance,” IEEE Trans. Microwave Theory Tech., Vol. 67, no. 6, pp. 2162–71, Jun. 2019. DOI: 10.1109/TMTT.2019.2906621.
  • K. S. Devendra, K. K. Brajesh, and R. K. Sharmac, “Effect of coupling parasitics and CMOS driver width on transition time for dynamic inputs,” Int. J. Electron., Vol. 101, no. 5, pp. 654–66, Jun. 2013.
  • S. Liu, N. D. Orloff, C. A. E. Little, X. Lu, J. C. Booth, I. Ocket, and A. Lewandowski, “New methods for series-resistor calibrations on substrates with losses up to 110 GHz,” IEEE Trans. Microwave Theory Tech., Vol. 64, no. 12, pp. 4287–97, Dec. 2016. DOI: 10.1109/TMTT.2016.2609911.
  • T. Noulis, and P. Baumgartner, “Substrate cross-talk analysis flow for submicron CMOS,” Electron. Lett., Vol. 51, no. 12, pp. 953–54, Jun. 2015. DOI: 10.1049/el.2015.0563.
  • C. Wang, and N. Y. Kim, “Optimization of NiCr thin film resistor on semi-insulating-GaSa substrate in advanced integrated passive device process,” IETE. J. Res., Vol. 58, no. 4, pp. 279–83, Sep. 2014. DOI: 10.4103/0377-2063.102306.
  • Q. Chen, J. Xu, L. Wang, R. Huang, and H. Ma, “Analysis and improvement of the effect of distributed parasitic capacitance on high-frequency high-density three-phase buck rectifier,” IEEE Trans. Power Electron., Vol. 36, no. 6, pp. 6415–28, Jun. 2021. DOI: 10.1109/TPEL.2020.3035264.
  • X. Zhu, and R. Gómez-García, “Exploiting parasitic capacitances in 3-D inductors to design RF CMOS quasi-elliptic-type broad-band bandpass filters,” IEEE Trans. Circuits Syst.II: Express Briefs, Vol. 68, no. 9, pp. 3128–32, Sep. 2021. DOI: 10.1109/TCSII.2021.3076370.
  • X. Liu, J. Liu, Y. Yu, C. Zhao, and H. Liu, “An improved 220-GHz RF CMOS compact equivalent circuit model considering magnetic coupling effect,” Microw. Opt. Technol. Lett., Vol. 63, no. 4, pp. 1048–53, Apr. 2021. DOI: 10.1002/mop.32706.
  • X. Zhang, C. Wang, and L. Zhao, “A multiple-feedback UWB LNA with low noise and improved linearity,” IETE. J. Res., Vol. 64, no. 4, pp. 442–50, Apr. 2018. DOI: 10.1080/03772063.2017.1355750.
  • M. Taassori, S. Niroomand, S. Uysal, B. Vizvari, and A. Hadi-Vencheh, “Optimization approaches for core mapping on networks on chip,” IETE. J. Res., Vol. 64, no. 3, pp. 394–405, Aug. 2017. DOI: 10.1080/03772063.2017.1355754.
  • V. Fialho, F. Fortes, and M. Vieira, “Local oscillator phase noise model for EVM estimation and optimization,” IETE. J. Res., Vol. 63, no. 1, pp. 45–52, Oct. 2016. DOI: 10.1080/03772063.2016.1229137.
  • Z. Zhang, et al., “A DC-Ka-band 7-bit passive attenuator with capacitive-compensation-based bandwidth extension technique in 55-nm CMOS,” IEEE Trans. Microwave Theory Tech., Vol. 69, no. 8, pp. 3861–74, Aug. 2021. DOI: 10.1109/TMTT.2021.3074635.
  • M. Mansour, A. Zekry, M. K. Ali, and H. Shawkey, “Integrated multi-band RF transceiver design for multi-standard applications using 130 nm CMOS technology,” Microelectron. J., Vol. 110, pp. 105006, Apr. 2021. DOI: 10.1016/j.mejo.2021.105006.
  • K. Kiela, M. Jurgo, V. Macaitis, and R. Navickas, “Wideband reconfigurable integrated low-pass filter for 5G compatible software defined radio solutions,” MDPI Electron., Vol. 10, no. 6, pp. 734, Mar. 2021. DOI: 10.3390/electronics10060734.
  • Y. Liu, Z. Li, and H. Gao, “A 24 GHz PLL with low phase noise for 60 GHZ sliding-IF transceiver in a 65-nm CMOS,” Microelectron. J., Vol. 113, pp. 105106, Jul. 2021. DOI: 10.1016/j.mejo.2021.105106.
  • R. Murji, and M. J. Deen, “Accurate modeling and parameter extraction for meander-line N-well resistors,” IEEE Trans. Electron Devices, Vol. 52, no. 7, pp. 1364–69, Jul. 2005. DOI: 10.1109/TED.2005.850637.
  • R. Murji, and M. J. Deen, “A scalable mender-line resistor model for silicon RFIC's,” IEEE Trans. Electron Devices, Vol. 49, no. 1, pp. 187–190, Jan. 2002. DOI: 10.1109/16.974769.
  • Sonnet Software. Sonnet High Frequency Electromagnetic Software, May. 2022. Available: https://www.sonnetsoftware.com.
  • G. W. Wong, and N. Soin, “On-chip meander line N-well resistor with shielded ground conductor for Q actor improvement,” IETE. J. Res., Vol. 64, no. 2, pp. 270–9, Sep. 2017. DOI: 10.1080/03772063.2017.1351317.
  • S. Saad, M. Mhiri, A. B. Hammadi, and K. Besbes, “A new low-power, high-Q, wide tunable CMOS active inductor for RF applications,” IETE J. Res., Vol. 62, no. 2, pp. 265–73, Dec. 2015. DOI: 10.1080/03772063.2015.1117952.
  • I. Bahl. Lumped elements for RF and microwave circuits. London: Artech House, 2003.
  • F. Centurelli, A. Fava, G. Scotti, and A. Trifiletti, “Distributed switched-resistor approach for high-Q biquad filters,” Int. J. Electron. Commun., Vol. 138, pp. 153894, Aug. 2021. DOI: 10.1016/j.aeue.2021.153894.
  • M. Sengul, “Narrower band matching with Low quality factor values,” IEEE Trans. Circuits Syst.-II: Express Briefs, Vol. 68, no. 7, pp. 2434–37, Jul. 2021. DOI: 10.1109/TCSII.2021.3053997.
  • M. Zhang, and N. Llaser, “Review of resonator’s Q-factor measurement with focus on design of analog and mixed circuits for in-situ measurement,” IEEE Open J. Circuits Syst., Vol. 68, no. 7, pp. 577–86, Jul. 2021.
  • H. M. Liu, Z. B. Wang, and S. J. Fang, “Trans directional coupler with capacitor shunted ground defected coupled CPWs and inductor loaded ACPWs for weak coupling applications,” J. Electromagn. Waves Appl., Vol. 27, no. 1, pp. 104–116, Jan. 2013. DOI: 10.1080/09205071.2013.739541.
  • L. G. Maloratsky. Passive RF & Microwave Integrated Circuits. Oxford: Elsevier Inc, 2004.
  • Y. Li, Y. Xu, D. Yang, J. Li, X. Wei, and E. Li, “A shielding structure for crosstalk reduction in silicon interposer,” IEEE Microwave Compon. Lett., Vol. 26, no. 4, pp. 246–24, Mar. 2016. DOI: 10.1109/LMWC.2016.2537048c
  • R. Collot, P. Febvre, J. Kunert, H. G. Meyer, R. Stolz, and J. L. Issler, “Characterization of an on-chip magnetic shielding technique for improving SFQ circuit performance,” IEEE Trans. Appl. Supercond., Vol. 26, no. 3, pp. 1300605, Mar. 2016. DOI: 10.1109/TASC.2016.2542117.
  • P. N. Kretly, L. Fonseca, and L. C. Kretly, ““RF integrated inductor: improving Q-factor with double ground shield for BiCMOS technology,” Int. Conf. Microwave Millimeter Wave Technol., ICMMT, Vol. 2, pp. 10022702, Jun. 2008.
  • G. G. Johnstone, and J. H. B. Deane, “Calculation of coupling gap and fringing capacitances in coupled rectangular bars between ground planes,” Int. J. Electron., Vol. 78, no. 4, pp. 729–41, Nov. 2010. DOI: 10.1080/00207219508926206.
  • F. D. Felix, W. P. Siebert, and H. Heselborn, “High-Frequency transmission lines crosstalk reduction using spacing rules,” IEEE Trans. Compon. Packag. Technol., Vol. 31, no. 3, pp. 601–10, Sep. 2016.
  • F. Chen, P. McLaughlin, J. Gambio, E. Wu, J. Demarest, D. Meatyard, and M. Shinosky, “The effect of metal area and line spacing on TDDB characteristics of 45 nm low-k SiCOH dielectrics,” IEEE Int. Reliab. Phys. Symp, Phoenix Proceedings., Vol. 45, pp. 382–389, Apr. 2017.
  • X. Liu, J. Liu, Y. Yu, C. Zhao, and H. Liu, “An improved 220-GHz RF CMOS compact equivalent circuit model considering magnetic coupling effect,” Microwave Opt. Technol. Lett., Vol. 63, pp. 1048–53, Nov. 2020. DOI: 10.1002/mop.32706.
  • G. W. Wong, and N. Soin, “Optimization of On-chip meander line resistor by using DOE method,” IETE J. Res., Jan 2022.
  • T. Liang, et al., “Fabrication and characterization of molybdenum thin-film resistor for superconducting quantum devices,” IEEE Trans. Appl. Supercond., Vol. 30, no. 7, pp. 7500304, Aug. 2020. DOI: 10.1109/TASC.2020.3016423.
  • V. L. Shanidez, et al., “Cu-doped TiNxOy thin film resistors DC/RF performance and reliability,” Appl. Sci., Vol. 11, no. 16, pp. 117498, Aug. 2021.
  • D. Ghadri, A. Shukla, A. Inamdar, and R. R. Mansour, “Modeling and design of resistor ladder network for high frequency superconductor flash ADC,” IEEE Trans. Appl. Supercond., Vol. 31, no. 5, pp. 1400304, Feb. 2021. DOI: 10.1109/TASC.2021.3061886.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.