https://orcid.org/0000-0003-0313-594X
References
- A. Mahesri, and V. Vardhan, “Power consumption breakdown on a modern laptop,” PACS, Vol. 3471, pp. 165–80, 2004. DOI: 10.1007/11574859_12.
- M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten. “35 Years of Microprocessor Trend Data”, Our World in Data, 2015. Available: https://ourworldindata.org/grapher/transistors-per-microprocessor.
- B. McClean. “Semi Content in Electronic Systems Forecast to Drop to 26.4% in 2019,” Research Bulletin, IC Insights, 2019. Available: https://www.icinsights.com/news/bulletins/Semi-Content-In-Electronic-Systems-Forecast-To-Drop-To-264-In-2019/.
- M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, “Scaling, power, and the future of CMOS,” IEEE Int. Electron Dev. Meeting, 9–15, 2005. DOI: 10.1109/IEDM.2005.1609253.
- E. J. Vardaman, “Low cost options for next generation packaging,” in Proceedings of 3rd Electronics Packaging Technology Conference, 2000. DOI: 10.1109/EPTC.2000.906416.
- A. Mallik, et al., “Economics of semiconductor scaling – A cost analysis for advanced technology node,” Symposium on VLSI Technology, 2019. DOI: 10.23919/VLSIT.2019.8776521.
- B. McClean. “Semi content in electronic systems forecast to drop to 26.4% in 2019,” Research Bulletin, IC Insights, 2019. https://www.icinsights.com/news/bulletins/Semi-Content-In-Electronic-Systems-Forecast-To-Drop-To-264-In-2019.
- Y. Lih, N. Tzartzanis, and W. W. Walker, “A leakage current replica keeper for dynamic circuits,” IEEE J. Solid-State Circuits, Vol. 42, pp. 48–55, 2007. DOI: 10.1109/JSSC.2006.885051.
- H. Suzuki, C. H. Kim, and K. Roy, “Fast tag comparator using diode partitioned domino for 64-bit microprocessors,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 54, pp. 322–8, 2007. DOI: 10.1109/TCSI.2006.885998.
- A. Peiravi, and M. Asyaei, “Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates,” Integration, Vol. 45, pp. 22–32, 2012. DOI: 10.1016/j.vlsi.2011.07.002.
- A. Peiravi, and M. Asyaei, “Current-comparison-based domino: New low-leakage high-speed domino circuit for wide Fan-In gates,” IEEE Trans. Very Large Scale Integrat. Syst., Vol. 21, pp. 934–43, 2013. DOI: 10.1109/TVLSI.2012.2202408.
- A. Wiltgen, K. A. Escobar, A. I. Reis, and R. P. Ribas, “Power consumption analysis in static CMOS gates,” in 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), Curitiba, Brazil, 2013, pp. 1–6. DOI: 10.1109/SBCCI.2013.6644863.
- A. Anita Angeline, and V. S. Kanchana Bhaskaran. “Design impacts of delay invariant high speed clock delayed dual keeper domino circuit,” IET Circuits Devices Syst., Vol. 13, no. 8, pp. 1134–41, 2019. DOI: 10.1049/iet-cds.2018.5410.
- A. Agarwal, A. K. Trivedi, C. Parashar, and N. Pandey, “4-Bit arithmetic logic unit that uses adjustable threshold pseudo-dynamic logic,” in 7th International Conference on Signal Processing and Integrated Networks (SPIN), 2020. DOI: 10.1109/SPIN48934.2020.9071089.
- J. Trommer, M. Simon, S. Slesazeck, W. M. Weber, and T. Mikolajick, “Inherent charge-sharing-free dynamic logic gates employing transistors with multiple independent inputs,” IEEE J Electron Devices Soc., Vol. 8, pp. 740–7, 2020. DOI: 10.1109/JEDS.2020.2986940.
- A. Ravish, and S. Kale, “A novel domino technique to reduce power dissipation and delay variations,” in 2021 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 2021. DOI: 10.1109/RTEICT52294.2021.9573843.