Pre Synthesis and Post Synthesis Power Estimation of VLSI Circuits Using Machine Learning Approach

References

• Bajard, J. C., L. S. Didier, and J. M. Muller. 1998. A new Euclidean division algorithm for residue number systems. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 19 (2):167–3669. doi:10.1023/A:1008065819322.
   Google Scholar
• Bhanja, S., and N. Ranganathan. 2003. Switching activity estimation of VLSI circuits using Bayesian networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (4):558–67. doi:10.1109/TVLSI.2003.816144.
   Web of Science ®Google Scholar
• Biau, G. 2012. Analysis of a random forests model. Journal of Machine Learning Research 13 (1):1063–95.
   Google Scholar
• Buyuksahin, K. M., and F. N. Najm. 2005. Early power estimation for VLSI circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 (7):1076–88. doi:10.1109/TCAD.2005.850904.
   Web of Science ®Google Scholar
• Chaudhuri, S. M., P. Mishra, and N. K. Jha. 2014. Accurate leakage/delay estimation for FinFET standard cells under PVT variations using the response surface methodology. ACM Journal on Emerging Technologies in Computing Systems (JETC) 11 (2):1–20. doi:10.1145/2665066.
   Web of Science ®Google Scholar
• Gaye, B., D. Zhang, A. Wulamu, and S.-B. Tsai. 2021. Improvement of support vector machine algorithm in big data background. Mathematical Problems in Engineering 2021: 1–9. doi:10.1155/2021/5594899.
   Web of Science ®Google Scholar
• Girard, P. 2002. Survey of low-power testing of VLSI circuits. IEEE Design & Test of Computers 19 (3):82–92. doi:10.1109/MDT.2002.1003802.
   Web of Science ®Google Scholar
• Gupta, S., and F. N. Najm. (1999, March). Analytical model for high level power modeling of combinational and sequential circuits. In Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design (pp. 164–72). IEEE. doi:10.1109/LPD.1999.750417.
   Google Scholar
• Hearst, M. A., S. T. Dumais, E. Osuna, J. Platt, and B. Scholkopf. 1998. Support vector machines. IEEE Intelligent Systems and Their Applications 13 (4):18–28. doi:10.1109/5254.708428.
   Web of Science ®Google Scholar
• Hou, L., L. Zheng, and W. Wu. (2006, October). Neural network based VLSI power estimation. In 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings (pp. 1919–21). IEEE. doi:10.1109/ICSICT.2006.306506.
   Google Scholar
• Huynh-Cam, T. T., L. S. Chen, and H. Le. 2021. Using decision trees and random forest algorithms to predict and determine factors contributing to first-year university students’ learning performance. Algorithms 14 (11):318. doi:10.3390/a14110318.
   Web of Science ®Google Scholar
• Kim, J., S. Limotyrakis, and C. K. K. Yang. 2010. Multilevel power optimization of pipelined A/D converters. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (5):832–45. doi:10.1109/TVLSI.2010.2041077.
   Web of Science ®Google Scholar
• Kozhaya, J. N., and F. N. Najm. 2001. Power estimation for large sequential circuits. IEEE transactions on very large scale integration (VLSI) systems. 9 (2): 400–07. doi:10.1109/92.924063.
   Google Scholar
• Nasser, Y., J. Lorandel, J. C. Prévotet, and M. Hélard. 2020. RTL to transistor level power modeling and estimation techniques for FPGA and ASIC: A survey. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 (3):479–93. doi:10.1109/TCAD.2020.3003276.
   Web of Science ®Google Scholar
• Nasser, Y., J. C. Prévotet, and M. Hélard. (2018, May). Power modeling on FPGA: A neural model for RT-level power estimation. In Proceedings of the 15th ACM International Conference on Computing Frontiers (pp. 309–13). doi:10.1145/3203217.3204462.
   Google Scholar
• Pradhan, A. 2012. Support vector machine-a survey. International Journal of Emerging Technology and Advanced Engineering 2 (8):82–85.
   Google Scholar
• Ren, Q., H. Cheng, and H. Han. (2017, March). Research on machine learning framework based on random forest algorithm. In AIP conference proceedings (Vol. 1820, No. 1, p. 080020). AIP Publishing LLC. doi:10.1063/1.4977376.
   Google Scholar
• Shaktisinh, J., J. Popat, and R. Patel. 2015, December. Power reduction techniques used in testing of VLSI circuits. In 2015 Annual IEEE India Conference (INDICON) (pp. 1–4). IEEE. doi: 10.1109/INDICON.2015.7443367.
   Google Scholar
• Sharifi, S., J. Jaffari, M. Hosseinabady, A. Afzali-Kusha, and Z. Navabi. 2005, March. Simultaneous reduction of dynamic and static power in scan structures. In Design, Automation and Test in Europe, 846–51. IEEE. doi:10.1109/DATE.2005.270.
   Google Scholar
• Vellingiri, G., and R. Jayabalan. 2018. Adaptive neuro fuzzy inference system-based power estimation method for CMOS VLSI circuits. International Journal of Electronics 105 (3):398–411. doi:10.1080/00207217.2017.1357763.
   Web of Science ®Google Scholar
• Yu, J. S., A. Y. Xue, E. E. Redei, and N. Bagheri. 2016. A support vector machine model provides an accurate transcript-level-based diagnostic for major depressive disorder. Translational Psychiatry 6 (10):e931. doi:10.1038/tp.2016.198.
   PubMedGoogle Scholar